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The need of integration of new functionalities on mobile and autonomous electronic systems 
has to take into account all the problematic of heterogeneity together with energy consumption 
and thermal dissipation. In this context, all the sensing or memory components added to the 
CMOS (Complementary Metal Oxide Semiconductor) processing units have to respect drastic 
supply energy requirements. 
Smart mobile systems already incorporate a large number of embedded sensing components 
such as accelerometers, temperature sensors and infrared detectors. However, up to now, 
chemical sensors have not been fully integrated in compact systems on chips. Integration of gas 
sensors is limited since most used and reliable gas sensors, semiconducting metal oxide resistors 
and catalytic metal oxide semiconductor- field effect transistors (MOSFETs), are generally 
operated at high temperatures, 200–500 °C and 140–200° C, respectively. 
The suspended gate-field effect transistor (SG-FET)-based gas sensors offer advantages of 
detecting chemisorbed, as well as physisorbed gas molecules and to operate at room temperature 
or slightly above it. However they present integration limitations due to the implementation of 
a suspended gate electrode and augmented channel width in order to overcome poor 
transconductance due to the very low capacitance across the airgap. 
Double gate-transistors are of great interest for FET-based gas sensing since one functionalized 
gate would be dedicated for capacitively coupling of gas induced charges and the other one is 
used to bias the transistor, without need of airgap structure. This work discusses the integration 
of double gate-transistors with CMOS devices for highly sensitive and ultra-low power gas 
sensing applications. 
The use of single electron transistors (SETs) is of great interest for gas sensing applications 
because of their key properties, which are its ultra-high charge sensitivity and the ultra-low 
power consumption and dissipation, inherent to the fundamental of their operation based on the 
transport of a reduced number of charges.  
Therefore, the work presented in this thesis is focused on the proof of concept of 3D monolithic 
integration of SETs on CMOS technology for high sensitivity and ultra-low power gas sensing 
functionality. The proposed approach is to integrate metallic double gate-single electron 
v Abstract 
transistors (DG-SETs) in the Back-End-Of-Line (BEOL) of CMOS circuits (within the CMOS 
interconnect layers) using the nanodamascene process. We take advantage of the hyper 
sensitivity of the SET to electric charges as well from CMOS circuits for high-speed signal 
processing. 
Fully depleted-silicon on insulator (FD-SOI) MOSFETs are very attractive devices for gas 
sensing due to their amplification capability when operated in the sub-threshold regime which 
is the strongest asset of these devices with respect to the FET-based gas sensor technology. In 
addition these devices are of a high interest in terms of integration density due to their small 
size. Moreover FD-SOI FETs is a mature and well-modelled technology. We focus on the 
functionalization of the front gate of a FD-SOI MOSFET as a demonstration of the DG-
transistor-based gas sensor. 
Kelvin probe has been the privileged technique for the investigation of FET-based gas sensors’ 
sensitive material via measuring the work function variation induced by gas species adsorption. 
In this work an alternative technique to investigate gas sensitivity of materials suitable for 
implementation in DG-FET-based gas sensors, based on measurement of the surface charge 
induced by gas species adsorption is discussed. 
In order to increase the specific surface of the sensing electrode, a novel concept of 
functionalized gate surface texturing suitable for FET-based gas sensors are presented. It is 
based on the spray coating of a multi-walled-carbon nanotubes (MW-CNTs) suspension to 
deposit a MW-CNT porous network as a conducting frame for the sensing material. 
The main objective of this Ph.D. thesis can be divided into 4 parts: (1) modelling and simulation 
of a DG-SET and a FD-SOI MOSFET-based gas sensor response, and estimation of the 
sensitivity as well as the power consumption; (2) investigation of Pt sensitivity to hydrogen by 
surface charge measurement technique and development of the sensing electrode surface 
texturing process with CNT networks; (3) development and optimization of the DG-SET 
integration process in the BEOL of a CMOS substrate, and (4) FD-SOI MOSFET 
functionalization with Pt for H2 sensing. 
Keywords: Single electron transistors, 3D monolithic integration, FET-based gas sensors, Gas 





La forte demande et le besoin d’intégration hétérogène de nouvelles fonctionnalités dans les 
systèmes mobiles et autonomes, tels que les mémoires, capteurs, et interfaces de communication 
doit prendre en compte les problématiques d’hétérogénéité, de consommation d’énergie et de 
dissipation de chaleur. 
Les systèmes mobiles intelligents sont déjà dotés de plusieurs composants de type capteur 
comme les accéléromètres, les thermomètres et les détecteurs infrarouge. Cependant, jusqu’à 
aujourd’hui l’intégration de capteurs chimiques dans des systèmes compacts sur puce reste 
limitée pour des raisons de consommation d’énergie et dissipation de chaleur principalement. 
La technologie actuelle et fiable des capteurs de gaz, les résistors à base d’oxyde métallique et 
les MOSFETs (Metal Oxide Semiconductor- Field Effect Transistors) catalytiques sont opérés 
à de hautes températures de 200–500 °C et 140–200 °C, respectivement. 
Les transistors à effet de champ à grille suspendu (SG-FETs pour Suspended Gate-Field Effect 
Transistors) offrent l’avantage d’être sensibles aux molécules gazeuses adsorbées aussi bien par 
chemisorption que par physisorption, et sont opérés à température ambiante ou légèrement au-
dessus. Cependant l’intégration de ce type de composant est problématique due au besoin 
d’implémenter une grille suspendue et l’élargissement de la largeur du canal pour compenser la 
détérioration de la transconductance due à la faible capacité à travers le gap d’air. 
Les transistors à double grilles sont d’un grand intérêt pour les applications de détection de gaz, 
car une des deux grilles est fonctionnalisée et permet de coupler capacitivement au canal les 
charges induites par l’adsorption des molécules gazeuses cibles, et l’autre grille est utilisée pour 
le contrôle du point d’opération du transistor sans avoir besoin d’une structure suspendue. 
Les transistors monoélectroniques (les SETs pour Single Electron Transistors) présentent une 
solution très prometteuse grâce à leur faible puissance liée à leur principe de fonctionnement 
basé sur le transport d’un nombre réduit d’électrons et leur faible niveau de courant. 
Le travail présenté dans cette thèse fut donc concentré sur la démonstration de l’intégration 3D 
monolithique de SETs sur un substrat de technologie CMOS (Complementary Metal Oxide 
Semiconductor) pour la réalisation de la fonction capteurs de gaz très sensible et ultra basse 




double grilles dans l’unité de fabrication finale BEOL (Back-End-Of-Line) d’une technologie 
CMOS à l’aide du procédé nanodamascene. Le système sur puce profitera de la très élevée 
sensibilité à la charge électrique du transistor monoélectronique, ainsi que le traitement de signal 
et des données à haute vitesse en utilisant une technologie de pointe CMOS disponible. 
Les MOSFETs issus de la technologie FD-SOI (Fully Depleted-Silicon On Insulator) sont une 
solution très attractive à cause de leur pouvoir d’amplification du signal quand ils sont opérés 
dans le régime sous-le-seuil. Ces dispositifs permettent une très haute densité d’intégration due 
à leurs dimensions nanométriques et sont une technologie bien mature et modélisée. Ce travail 
se concentre sur le développement d’un procédé de fonctionnalisation d’un MOSFET FD-SOI 
comme démonstration du concept du capteur de gaz à base de transistor à double grilles. 
La sonde Kelvin a été la technique privilégiée pour la caractérisation des matériaux sensibles 
par le biais de mesure de la variation du travail de sortie induite par l’adsorption de molécules 
de gaz. Dans ce travail, une technique de caractérisation des matériaux sensibles alternative 
basée sur la mesure de la charge de surface est discutée. 
Pour augmenter la surface spécifique de l’électrode sensible, un nouveau concept de texturation 
de surface est présenté. Le procédé est basé sur le dépôt de réseaux de nanotubes de carbone 
multi-parois par pulvérisation d’une suspension de ces nanotubes. Les réseaux déposés servent 
de «squelettes» pour le matériau sensible. 
L’objectif principal de cette thèse de doctorat peut être divisé en 4 parties : (1) la modélisation 
et simulation de la réponse d’un capteur de gaz à base de SET à double grilles ou d’un MOSFET 
FD-SOI, et l’estimation de la sensibilité ainsi que la puissance consommée; (2) la caractérisation 
de la sensibilité du Pt comme couche sensible pour la détection du H2 par la technique de mesure 
de charge de surface, et le développement du procédé de texturation de surface de la grille 
fonctionnalisée avec les réseaux de nanotubes de carbone; (3) le développement et 
l’optimisation du procédé de fabrication des SETs à double grilles dans l’entité BEOL d’un 
substrat CMOS; et (4) la fonctionnalisation d’un MOSFET FD-SOI avec du Pt pour réaliser la 
fonction de capteur de H2. 
Mots-clès : Transistors monoélectroniques, Intégration 3D monolithique, Capteur de gaz à 
base de FET, Capteur de gaz, Détection du dihydrogène, Texturation de surface de la couche 
sensible, Réseaux de MW-CNTs, Ultra-basse consommation, FDSOI. 
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CHAPTER 1 Introduction 
1.1 General 
Nowadays, the society enjoys emerging integration technology, thanks to the beginning of 
nanoelectronics era, enabling system miniaturization with increased computational power 
together with diversified functionalities. This has led among others, to the emergence of 
nomadic battery powered wireless systems such as portable consumer electronic devices 
(smartphones, activity trackers…), wireless sensor systems, ambient intelligence devices and 
more. It is impacting not only society lifestyle but also industrial monitoring applications, 
defense and healthcare devices. 
The need of integration of new functionalities on systems on chips (SoCs) has to take into 
account all the problematic of heterogeneity together with energy consumption and thermal 
power dissipation. In this context, all memories, sensing components and other functionalities 
added to the CMOS (Complementary Metal Oxide Semiconductor) have to respect drastic 
supply energy requirements, especially for autonomous electronic system applications. 
Autonomous electronic systems can be defined as “an electronic system that has been designed 
to operate and/or communicate as long as possible in known/unknown environments providing, 
elaborating and storing information without being connected to a power grid” [33]. From the 
energy point of view autonomous sensor systems should be able to operate with less than 
hundreds of μW of power within less than some cubic centimeter [33]. Autonomous sensor 
systems do not escape from this stringent requirement. 
Nowadays, smart mobile systems already incorporate a large number of embedded sensing 
components such as accelerometers, temperature sensors, infrared (IR) detectors, etc., but up to 
now gas sensors cannot be fully integrated in compact SoCs mainly for power consumption 
considerations. 
1.2 Gas sensor integration challenges 
The integration of gas sensors is limited since most used and reliable gas sensors, 
semiconducting metal oxide (MOX) resistors and catalytic MOSFETs (metal oxide 
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semiconductor field effect transistors) are generally operated at high temperatures, 200–500 °C 
[2, 4, 5, 13] and 140–200 °C [15, 34, 35] respectively. 
The need of a high operating temperature induces an important energy cost for conventional 
MOX gas sensors and catalytic MOSFETs. The total power consumption of a gas sensor system 
includes 3 main contributions: the transducer device, the heating element and the associated 
electronics including read-out, analogue-to-digital converter (ADC) and logic processing 
circuits. Typical power consumption of MOX gas sensors, which are the widely available 
commercial sensors, is in the range of 200 mW to 1 W [4, 15], which is too much for battery-
powered applications. 
The heater is largely the main contributor to the total power consumption. The energy supply 
demands of these types of gas sensors are in conflict with the drastic requirement for portable 
integrated sensor systems (mobile systems). Moreover full integration of such gas sensors with 
electronics (for signal processing) on the same substrate  is problematic not only for power 
consumption concern but also because such high operating temperature is not compatible with 
CMOS operation. 
Gas sensor integration within standard microelectronics technologies has been extensively 
developed and lead to the use of micromachined silicon substrate. The gas sensor components 
are embedded in a thin dielectric suspended membrane of low thermal conductivity which 
provides good thermal isolation between substrate and the heated gas-sensitive region. This 
technology has lowered the power consumption to the 30–150 mW range [4] and allowed the 
integration of signal-processing electronics on the same substrate. 
1.3 Emergence of low power transistors 
The exponential increase of transistor integration density, the more and more complex integrated 
circuits (ICs) and its increasing speed have led to a “power crisis” in advanced CMOS 
technology. The power density in microprocessors is already above 100 W/cm2. 
Power consumption and heat dissipation in electronic devices are becoming a critical issue for 
the future ICs technology. “The carbon footprint of only the internet is higher than that of the 
worldwide air traffic” [36]. In 2014, the US data centres consumed 2% of the country’s total US 
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energy consumption [37]. Energy consumption requirement is even more critical for mobile 
electronic systems such as mobile phones, tablets, PCs, embedded systems, etc. 
At the moment, CMOS device scaling allows to decrease the transistor power consumption 
following the International Technology Roadmap for Semiconductors (ITRS) roadmap. New 
ultra-low power electronic devices are coming more and more into focus as the ongoing 
miniaturization in IC technology demands new innovative solutions or new paradigms to keep 
pace with Moore’s Law, while meeting the stringent power consumption requirement. Such 
“green devices” are tunnelling FETs (TFETs), multi-gate FETs, nanowire FETs (NWFETs) and 
single electron transistors (SETs). These devices offer a great decrease in the operation voltage 
and drive current. 
1.4 Open questions and research project objectives 
The use of a SET as a transducer is of great interest for several reasons. Its greatest advantage 
is its ultra-high electric charge sensitivity. SETs are known to be hyper electrometers [38]. In 
addition their small size (few tens of nanometres) is very valuable from the integration density 
point of view. Moreover, SETs are ultra-low power devices inherent to the fundamental of their 
operation based on the transport of reduced number of electrons.  
Integration of SETs with advanced low power CMOS for applications not requiring high speed 
is presenting valuable advantages such as a high integration density without facing the 
problematic power consumption. Hybrid SET-CMOS technology has a great potential for 
heterogeneous integration of memories, sensors, etc. In particular, the 3D integration of SETs 
on CMOS technology for gas sensing functionality, illustrated in Fig. 1.1, is of great interest. It 
presents the advantage of an ultra-low power application. The integration on a CMOS substrates 
allows to benefit from CMOS circuits for the read-out and signal processing and to give new 
functionalities to CMOS chips. 




Figure 1.1 Concept of 3D SET-CMOS Integrated Circuits and Sensors [1]. 
In this context, the proposed research project is focused on the proof of concept of 3D monolithic 
integration of a SET-based gas sensor, on CMOS technology. The proposed approach relies on 
3D integration of SET-based gas sensors in the Back-End-Of-Line (BEOL) of advanced FD-
SOI (fully depleted-silicon on insulator) CMOS circuits. Integration of ultra-sensitive sensors 
in the BEOL unit of CMOS technology is in line with the “More than Moore” roadmap paving 
the way to future high value products in the world of smart and mobile electronics. We also aim 
to take advantage of  the SET sensitivity down to the single electric charge to achieve a decrease 
in the heating of the sensing material. The hyper sensitivity of the SET would compensate for 
reduced “chemical signal” resulting from the reduced temperature. 
These last years, several research teams have explored various designs and concepts for the 
demonstration of CMOS compatible SETs operating at room temperature and fabricated with a 
reproducible fabrication process. In 2007, the group of D. Drouin from Université de 
Sherbrooke has published the fabrication of Metallic SETs operating at up to 430K [39] by the 
so-called “nanodamascene” process. This fabrication process, co-invented by D. Drouin, is a 
new approach for the fabrication of metallic single electron devices. The process relies on 
thinning embedded metallic structures in a dielectric layer by chemical mechanical planarization 
(CMP) in a similar way to interconnects fabrication processes in ICs. A schematic of the device 
structure is shown in Fig. 1.2. This breakthrough has been recognized by the industry as a 
significant proof of room temperature SET operation, and is referenced in the 2009 ITRS. In 
2011, the integration of operational metallic SETs in the BEOL of advanced CMOS circuits has 
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been demonstrated by Jouvet et al. [29], within a collaboration between Université de 
Sherbrooke, CNRS and 2STMicroelectronics. 
 
Figure 1.2 3D schematic representation of a SET embedded in a dielectric 
layer fabricated by the nanodamascene process. 
The technological know-how of SET integration in the BEOL of advanced CMOS circuits is 
the first building block towards the implementation of a fully integrated gas sensor. The 
proposed architecture is shown in Fig. 1.3. 
The general concept is to incorporate a functionalized top gate with a dedicated gas-sensitive 
material in addition to the side gate. The functionalized gate is kept floating with the sensing 
layer exposed to the gas to be detected, while the side gate is biased to control the operation 
point of the transistor. The functionalized top gate potential variations induced by target gas 
molecule adsorption gate the transistor. 
                                                 
2
 CNRS stands for The Centre National de la Recherche Scientifique (National Center for Scientific Research), 
which is a public organization under the responsibility of the French Ministry of Education and Research. 




Figure 1.3 3D schematic representation of the proposed concept of a fully 
integrated metallic SET gas sensor on a CMOS substrate. 
The double gate approach can be applied also to any FET that allows the channel gating by two 
separate gates. Such configuration of double-gated FET is possible with FD-SOI MOSFETs. In 
addition to the front gate, the substrate bulk Si can be used for back biasing of the transistor 
channel through the buried oxide (BOX). Such a device is very promising for gas sensing 
applications due to their amplification capability when operated in the sub-threshold regime, 
which is the strongest asset of these devices with respect to the FET-based gas sensor 
technology. In addition the small size of these devices is also of a high interest in terms of 
integration density. FD-SOI FETs are a mature technology and well modelled. 
1.5 Outline of this thesis 
The thesis manuscript is organized as follows: 
Chapter 2 reviews integrated gas sensor technology with a focus on conductivity and FET type 
gas sensors. An overview of different gas sensor technologies as well as different sensing 
material types is presented. The sensing mechanism of MOX resistors as well as FET-based gas 
sensors is described. A brief overview of gas adsorption/desorption on solids is given. 
In chapter 3 both the double gate-SET (DG-SET) and the FD-SOI MOSFET-based gas sensors 
concepts and expected sensitivities are presented. The SET operation principle is presented and 
detailed. A brief overview of the Orthodox theory is given. Modelling and design of the 
proposed DG-SET-based gas sensor together with a simulated response is discussed. A FD-SOI 
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MOSFET-based gas sensor simulation model is given and the impact of the channel length and 
back gate bias on the sensor sensitivity is studied. 
In Chapter 4, a new technique for material sensitivity evaluation based on measurement of 
material surface charge/potential variation induced by gas molecules adsorption is presented. A 
new sensing electrode surface texturing process is presented. The sensitivity to hydrogen of Pt 
layers have been investigated with the surface charge measurement technique. Obtained 
experimental data are analyzed and discussed. 
In chapter 5, a brief introduction and evolution history of the nanodamascene process is given. 
The developed fabrication process, based on the “nanodamascene” process, is presented and 
different steps as well as the lithography patterns are detailed. Major fabrication process issues 
and proposed solutions are discussed. A FD-SOI FET functionalization process with Pt for H2 
sensing is presented. Electrical characterizations are discussed. 
Chapter 6 presents a summary of the obtained results and the project original contributions. 
Some perspectives and outlooks are discussed as well as some of the possible implementations 
of the DG-transistor-based gas sensors. 
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CHAPTER 2 Literature review on integrated gas 
sensors 
2.1 Introduction 
A very broad range of technologies has been investigated for gas molecules detection. Some of 
these technologies have been already commercialized. Mainly, the gas sensor development aims 
at improving the “3S” performance parameters: sensitivity, selectivity and stability. Gas sensor 
development aims at other demands such as short response time, good reversibility, low cost, 
small size and low power consumption. 
A gas sensor is a chemical sensor operated in the vapour phase. It consists of two parts: (i) gas-
sensitive material and (ii) transducer. Gas species interact with the sensitive material by 
adsorption, desorption, absorption or chemical reactions at the surface and/or the bulk of the 
material. These interactions give rise to reversible changes in one or more of the sensing material 
physicochemical properties such as its mass, conductivity, work function or optical properties. 
These variations, containing the chemical information, are converted, by the means of the 
transducer, into an electrical signal such as frequency, current, or voltage, which is then 
subjected to further data treatment and processing.  
Variations in sensitive material physical properties might be measured by different transducer 
principles depending on the physical property to be monitored, which gives rise to several types 
of gas sensors, as illustrated in Fig. 2.1. Several detection principles can be employed for a 
specific gas sensing, depending on the required characteristics for the sensor, such as the 
sensitivity, selectivity, linearity, and response time, and sensing concentration range. Table 2.1 
summarizes the most common physical properties of gas-sensitive material giving different 
transduction principles. 
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Figure 2.1 Different types of gas sensors. 
Table 2.1 Physical changes in the gas-sensitive material and corresponding 
sensor device type. 
Gas induced physical property 
change in the sensitive material 
Type of gas sensors 
Mass Gravimetric sensors (Resonating cantilever, 
QMB, SAW sensors) 
Conductivity Chemoresistors (metal oxide resistor, polymer 
resistor) 
Work function Filed-Effect-based gas sensors (Catalytic 
MOSFET, SG-FET, PolFET) 
Optical absorption Absorption devices (CO2 IR sensor) 
Temperature Calorimetric sensors (thermopiles, pellistors) 
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Most common integrated gas sensor devices are based on semiconducting metal oxides (MOXs), 
intrinsically conducting polymers (ICPs), conducting polymer composites, catalytic metals, in 
combination with chemoresistors (or conductivity gas sensors), FET-based gas sensors 
(catalytic MOSFETs, suspended gate-FETs (SG-FETs)), quartz microbalances (QMB) and 
surface acoustic wave (SAW) devices. 
2.2 Sensing materials 
Gas sensitive material is a key part in the sensing mechanism. Interactions behind the gas 
molecules recognition involve adsorption (chemisorption and/or physisorption), absorption, 
surface reactions, diffusion, etc. Characteristics of the sensitive material, such as sensitivity and 
selectivity, are often tuned by adding dopants, modifying microstructure or varying the 
operating temperature. Three classes of materials have been widely used as gas sensitive 
materials in integrated gas sensors: (i) Semiconducting metal oxides (ii) polymers and (iii) 
catalytic metals (table 2.2). 
A gas sensitive material can be applied to different transducer devices. So the selection of the 
optimal sensing material becomes a key point and will depend on the desired requirements and 
the operation parameters. Operation parameters, which depend on the gas sensor application, 
involve: operating temperature, sensing chemical environment (interfering gases, humidity, 
etc.), and analyte concentration range. Performance related requirements are sensitivity, 
selectivity, stability, and time response. Integration related requirements are size, power 
consumption, fabrication process complexity, cost, etc. 
Hydrogen or hydrogen containing molecules are known to be adsorbed on catalytic metals, such 
as Pd, Pt, Ir, Ag, and Au, and be dissolved. This is the key property behind of their use in 
combination with either MOSFET [13–15, 35, 40] or SG-FET [16, 32, 41, 42] devices. 
Semiconducting metal oxides such as SnO2, TiO2, WO3, ZnO and In2O3, have been used mostly 
as chemoresistors [43, 44] but also with SG-FETs [32, 45]. Intrinsically conducting polymers 
(ICP) and conducting polymer composites are the two types of polymers used as sensing layers 
in gas sensors. ICPs are π electron conjugated polymers that can be doped as semiconductors or 
conductors. Conducting polymer composites consist of conducting particles, mainly polypyrrole 
or carbon black dispersed in an insulating polymer matrix. Polymers have served as sensing 
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layers mostly in chemoresistors (conductivity gas sensors) [2] and FET-based gas sensors such 
as PolFET [46]. 
Table 2.2 Typical gas sensitive materials used in integrated gas sensors. 
Class of material Examples 
Catalytic metals Pd, Pt, Ir, Ag, Au 
Metal oxides Cr2O3, Mn2O3, Co3O4, NiO, CuO, SrO, In2O3, WO3, TiO2, V2O3, 
Fe2O3, GeO2, Nb2O5, MoO3, Ta2O5, La2O3, CeO2, Nd2O3,… 
Polymers polypyrrole, polytiophene, polyaniline, poly(dodecylthiophene), 
polyindole, Trans-polyacetylene, polyphenylene, carbon black 
composite, polypyrrole particle composite 
 
2.3 Gas adsorption/desorption on solids 
Gas adsorption on solids can take two forms: either by physisorption, or chemisorption. For the 
former, gas species are bound only by Van der Waals forces (without any chemical interaction 
taking place). Therefore adsorbed gas molecules are not chemically altered during adsorption 
process and the binding is very weak (below 100meV) [12]. Thus, physisorption is always 
reversible and adsorbates can be easily desorbed by heating or even at room temperature. 
Physisorption has low optimum temperature and leads only to a surface dipole  layer which 
causes a surface potential variation/surface charge variation [12, 42]. 
In case of chemisorption, gas species are adsorbed via strong chemical bindings (ionic binding, 
covalent binding) and thus they are chemically modified as adsorbates. For instance, they can 
dissociate and adsorb on the surface of the solid in form of charged sub-molecules or single 
atoms, as it is the case in dissociative chemisorption. Therefore chemisorption is not always 
reversible. During chemisorption, a partial electron transfer from or to the solid conduction band 
occurs depending on adsorbate electronegativity and temperature [12]. Chemisorbed species 
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create a layer of dipoles. This layer induces a change in surface charge (surface charge 
accumulation or net surface charge) variation and thus a surface potential variation.  
Physisorption is associated to a neutral state of adsorbate, while chemisorption to a charged one 
[43]. But both types of adsorption lead to the formation of surface dipole layer. This local dipole 
layer causes a potential shift (surface potential variation), which is much stronger in the case of 
chemisorption than in the case of physisorption. 
The chemisorbed species and the underlying atom(s) of the solid can be seen as an electric dipole 
carrying a dipolar moment Y98Z. The dipolar moment is either pointing away or to the surface 
and has an amount depending on the polarization of the chemical bond (s) within the formed 
adsorption chemical complex. Either the positive or negative end pointing away from the surface 
depends on the difference in electron affinity of the adsorbate and the solid atom(s). The formed 
surface dipole layer can be modelled by a plate capacitor carrying +98Z and −98Z as 
opposite charges separated by the distance [98Z. The induced work function change ∆Φ is 
obtained by the Helmholtz equation [47]: 
 ∆Φ = 4 Θ T\  Y98Z  ∗ ;  ∗ = 4 ⁄  (2.1) 
where  T\ is the maximum number of adsorption sites per unit area, and Θ is the coverage 
rate, and is  the permittivity of vacuum.  
It is assumed that the plane of electroneutrality, defined with respect to the image charge plane 
within the substrate surface, is within the adsorbate layer. An emerging electron must work only 
against half of the adlayer potential. 
Adsorbed atoms or molecules to the surface of a sensitive material either by chemisorption or 
physisorption, induce a work function variation. This work function variation depends on 
surface coverage rate of gas atoms or molecules. Since the surface coverage rate is dependent 
on gas species concentration (partial pressure). Measuring this work function variation can be 
used as an indicator for gas species and their corresponding concentrations [12, 42]. 
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2.4 Conductivity gas sensors 
Conductivity gas sensors also named chemoresistors, work on the principle that interactions of 
the sensing layer with gas molecules lead to resistance (conductance) change. The most 
commonly used sensing material classes are semiconducting metal oxides, ICP and conducting 
polymer composites [2]. The mechanisms behind the change in resistance of the sensing layer 
are different for each material type. However, the structure and layout of conductivity gas 
sensors are mainly the same for the 3 classes of material. 
Conductivity gas sensors consist of a gas sensitive layer deployed on an insulating substrate 
between two interdigitated or parallel metallic electrodes, which form the electrical connections 
through which the relative resistance change is measured. A schematic of a typical conductivity 
gas sensor design is shown in Fig. 2.2. The insulating substrate, which could be made of glass, 
alumina, or other ceramics, is heated in case a semiconducting metal oxide is used as a sensing 
layer. 
For effective sensing semiconducting metal oxide conductivity gas sensors need to operate at 
high temperature, typically 200–500 °C [2, 5, 13]. However polymer-based conductivity gas 
sensors operate at room temperature [2]. 
The semiconducting Metal oxide gas sensors have been applied for the sensing of a wide range 
of gases including NH3, nitrous oxides (NO2 or NO), CO, CO2, H2S, SO2, H2, O2, O3, CH4, and 
some VOCs [2, 5, 7, 13, 43], while polymer-based resistors were employed generally dedicated 
to  VOCs sensing (ethanol, CH4, CHCl3 ) [2, 13]. 
 
Figure 2.2 Typical structure of a conductivity gas sensor. Reproduced from 
[2]. 
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Polymer composite sensing layers are usually deposited by spin coating, dip coating, spray 
coating or screen printing, with film thickness ranging in the few tens of nm to 1 µm. ICPs are 
generally deposited onto the substrate, using electrochemical techniques or by chemical 
polymerization carried out directly to the substrate [2, 13]. Metal oxide can be deposited as a 
thick or thin film layer. A broad range of techniques are used for semiconducting metal oxide 
deposition including physical vapour deposition (PVD) techniques (evaporation or sputtering), 
chemical vapour deposition (CVD) techniques, so-gel techniques and screen printing which is 
most widely used technique in industry [7]. Film thickness ranges from 10 to 300μm for thick 
films and 6–1000 nm for thin films [2]. 
Conducting polymer composite resistors change in resistance is due to diffusion of gas species 
into the polymer film. Permeated gas molecules into the polymer composite film make the 
polymer expand. Polymer expansion reduces the number of conducting pathways for charge 
carriers [48]. Conducting polymer composite resistors exhibit a highly linear response to a wide 
range of gases [48] with a detection limit ≤ 0.1-5 ppm (parts per million) [2] and response times 
ranging from seconds to minutes [48]. They are relatively inexpensive and operate at ambient 
temperature, which is an important advantage relevant to mobile autonomous systems. Polymer 
composite-based conductivity sensors suffer from aging which leads to drift in response signal 
[2] and high sensitivity to humidity. 
 The sensing mechanism of ICP-based conductivity sensors is poorly understood. Generally, 
vapour diffusion into the sensing polymer film causes swelling and therefore alters the 
conductivity [34]. According to several authors, three types of conductivity are altered by the 
vapour sorption [2]: 
• (1) The intra-chain conductivity i. e. the conductivity along the backbone; 
• (2) The intermolecular conductivity which is due to electrons hopping to different chains 
because of analyte absorption; and 
• (3) The ionic conductivity which is affected by protons tunnelling induced by hydrogen 
bond interaction at the backbone and also by ion migration through the polymer. 
ICP resistors respond to a wide range of VOCs, especially polar analytes, with sensitivities in 
the 0.1-100 ppm range and response times generally varying from seconds to minutes [2, 13]. 
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They are inexpensive and operate at ambient temperature, but they suffer from a high sensitivity 
to humidity [34] and sensor response drift due to oxidation of the polymers over time [2, 13]. 
Several interaction mechanisms cause changes in the conductivity of the semiconducting metal 
oxide depending on the morphology and the microstructure. These mechanisms will be detailed 
in the next section. In thick film technology a heater is integrated on the back side of the 
substrate, as shown in Fig 2.3. In thin film technology, the electronic devices are mostly 
thermally isolated by their integration onto micro-hotplates using silicon micromachining (bulk 
& surface micromachining) and thin film deposition (Fig 2.4). This technology shows lower 
power consumption compared to the thick sensors. Metal oxide gas sensors exhibit fast response 
and recovery times. The main drawback of this type of sensor is the need for high temperature, 
typically 200–500 °C, for the operation, which results in a high power consumption not suitable 
for portable applications. A comparison of the 3 types of conductometric gas sensors is 
presented in table 2.3. In the following, emphasis will be on metal oxide gas sensors as they are 
of high interest to our research project. The sensing mechanism of metal oxide gas sensors will 
be detailed and recent advances in the field will be presented. 
 
Figure 2.3 Typical Structure of a metal oxide gas sensor. Reproduced from [3]. 




Figure 2.4 Metal oxide gas sensor based on a micromachined hotplate on a Si 
substrate. Reproduced from [4]. 
Table 2.3 Comparison of the 3 conductometric gas sensor types. 








Room Temperature Room Temperature 200–500°C 
Detection 
limit range 
0.1–100 ppm 0.1–100 ppm 5–500ppm 
Advantages Low cost; 









Long life time. 
Disadvantages Highly sensitive to 
humidity; 
Response drift with time 
(aging).   
Highly sensitive to 
humidity;  
Response drift with time 
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2.5 Metal oxide gas sensors 
Metal oxide gas sensors have attracted much interest and are currently in large-scale use since 
they offer low cost, a wide range of target gases, simplicity in fabrication and high sensitivity. 
These advantages have worked in their favour over other technologies as a wide use technology 
for gas sensing.  
Despite the working principle of metal oxide chemoresistors, the gas sensing mechanism is 
complex and still controversial, but essentially trapping of electrons at adsorbed molecules and 
band bending induced by these charged molecules are responsible for a change in conductivity 
[5]. 
Interactions taking place at the metal oxide surface involve reduction/oxidation of the 
semiconductor, adsorption of the gas molecules directly on the semiconductor and/or by reaction 
with surface states associated with pre-adsorbed ambient oxygen, electronic transfer of 
delocalized conduction-band electrons to localized surface states and vice versa, catalytic effects 
and in general complex surface chemical reactions between the different adsorbed chemical 
species [43]. 
2.5.1 Sensing mechanism 
It is generally accepted that ambient oxygen plays a fundamental role in the interactions on 
which is based the gas-sensing mechanism of metal oxide chemoresistors. As shown in Fig. 2.5, 
when O2 molecules adsorb (chemisorption) on the surface of an n-type metal oxide, they would 
extract electrons from the conduction band and trap the electrons at the surface in the form of 
ions species: O2-, O- or O2- [3, 5, 6]. The negative charge accumulation on the surface causes a 
band bending and an electron depleted region (space-charge-layer), the thickness of which is 
the length of the band bending region. O- is believed to be dominant at the temperature range of 
300–450 °C, which corresponds to the operating temperature range for most metal oxide gas 
sensors [5]. The reaction of these oxygen species with reducing gases such as H2, CH4, CO, 
C2H5 H2S, etc., or a competitive adsorption and replacement of the adsorbed oxygen by other 
molecules releases an electron to the bulk and decreases the bend bending and thickness of the 
depletion layer, resulting in an increased conductivity. In the presence of oxidizing gas 
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molecules, such as NO2, Cl2, etc., the inverse occurs: the number of adsorbed oxygen increases 
and thus the conductance decreases as it removes electrons. 
 
Figure 2.5 Diagram of band bending after chemisorption of charged species 
(here the ionosorption of oxygen) , , and  denote the energy of the 
conduction band, valence band, and the Fermi level, respectively, while Λ 
denotes the thickness of the space-charge layer, and 	
 denotes the potential 
barrier. Reproduced from [5]. 
Metal oxides of n- and p-type have inverse direction of conductivity changes for interaction 
with the same gases, which is a very important fact for their application [2, 7, 43, 44]. Table 2.4 
summarizes the response of reducing and oxidizing gases on both types for semiconducting 
metal oxides. 
Table 2.4 Signs of resistance change (increase or decrease) as a response to a 
change in gaseous atmosphere. 
 n-type metal oxide p-type metal oxides 
Examples MgO, CaO, TiO2, ZrO2, V2O5, 
Nb2O5, Ta2O5, MoO3, WO3, ZnO, 
Al2O3, Ga2O3, In2O3, SnO2 
Y2O3, La2O3, CeO2, Mn2O3, 
Co3O4, NiO, PdO, Ag2O, 
Bi2O3, Sb2O3, TeO2 
Response to reducing 
gas 
Resistance decreases with 
reducing gas 
Resistance increases with 
reducing gases 
Response to oxidizing 
gas 
Resistance increases with 
oxidizing gases 
Resistance decreases with 
oxidizing gases 
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N. Bârsan and U. Weimar have provided a frame model in Ref. [6] to describe phenomena 
involved in the detection process using a basic research approach to the greatest possible extent 
and dealing with all contributions to the conduction mechanism. 
Depending on deposition techniques, compact layers or porous layers of metal oxide can be 
obtained. This is a fundamental distinction to make in order to describe phenomena behind metal 
oxide responses to gas. In compact layers, the interaction with gases is taking place only at the 
geometric surface. In porous layers, gases cannot penetrate into the sensitive layer and the gas 
interaction is taking place at the surface of individual grains, at grain-grain boundaries and at 
the interface between grains and electrodes. In the following, the latter contribution is neglected 
for simplicity purpose. For details see Ref. [6, 49].  
In case of compact layers, depending on the ratio between layer thickness and Debye length , 
the metal oxide layer can be fully or partially depleted, as shown in Fig. 2.6. Partially depleted 
layers correspond to the case where the surface reaction with gas molecules does not influence 
the entire layer and thus the layer thickness is greater than the thickness of the depleted surface 
layer. Therefore the conduction process takes place in the bulk region (of thickness  − , 
much more conductive than the surface depleted layer). Formally two resistances occur in 
parallel, one influenced by surface reactions and the other not; the conduction is parallel to the 
surface, and this explains the limited sensitivity. In such a case, the influence of surface 
phenomena will consist in the modulation of the thickness of this conducting channel 
(conductive layer with a reaction-dependent thickness). 
For the case of completely depleted layers in the absence of reducing gases, it is possible that 
exposure to reducing gases acts as a switch to the partly depleted layer case (due to the injection 
of additional free charge carriers). It is also possible that exposure to oxidizing gases acts as a 
switch between partly depleted and completely depleted layer cases. 




Figure 2.6 Schematic of a compact sensing layer with geometry and energy 
band diagrams;  is the thickness of the depleted surface layer;   is the layer 
thickness and 
 the band bending energy barrier height. a) Represents a partly 
depleted compact layer (“thicker”), and b) represents a completely depleted layer 
(“thinner”). Reproduced from [6]. 
In case of a porous layer, depending on the size grains and necks, we can distinguish three cases: 
Case a) in this case the contact region between grains is large enough ( ≫ ) to permit the 
existence of a region unaffected by surface phenomena (open necks Fig. 2.7.a). This case 
corresponds to large grains sintered with large necks (neck diameter is greater than depletion 
layer thickness) where the necks are partly depleted. Conduction in this case is similar to a 
compact layer thicker than . 
Case b) in which the contact region between grains is large but entirely influenced by surface 
phenomena (closed necks, Fig. 2.7.b,  comparable to ). This case corresponds to large 
grains not sintered together, with necks fully depleted. The electron flow through grain 
boundaries has to deal with a potential barrier between grains. That means that the electrons 
passing from one grain to the other will face different values of the barrier height depending on 
their z position (see Fig. 2.7.b). One can treat this by considering an effective value of the 
potential barrier 
, whose height is surface phenomena dependent, illustrated in Fig 2.8. The 
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response is therefore the result of the modulation of the height of the energy barrier 
, as 
illustrated in Fig 2.8. 
Case c) in this case corresponds to small grains and small necks. The grains are fully depleted. 
The contact region between grains is small enough ( ≪ ) so the charge carriers will see 
only one value of 
 when moving from one grain to the other, as shown in Fig. 2.8. It is also 
possible that exposure to oxidizing gases acts as a switch between partly depleted and 
completely depleted layer cases. For small grains and narrow necks, when the mean free path 
of free charge carriers becomes comparable to the dimension of the grains, a surface influence 
on mobility should be taken into consideration. This happens because the number of collisions 
experienced by the free charge carriers in the bulk of the grain becomes comparable to the 
number of surface collisions; the latter may be influenced by adsorbed species acting as 
additional scattering centres [6]. 
 
Figure 2.7 Schematic representation of a porous sensing layer with geometry 
and surface energy band-case with necks between grains.  is the neck diameter;  is the thickness of the depletion layer. a) Represents the case of only partially 
depleted necks whereas b) represents large grains where the neck contact is 
completely depleted. Reproduced from [6]. 




Figure 2.8 Schematic representation of a porous sensing layer with geometry 
and energy band.   is the Debye length and  is the grain size. Reproduced from 
[6]. 
With respect to their conductivity, the most efficient gas sensors are those which are based on 
n-type metal oxides, such as SnO2, TiO2, WO3, ZnO and In2O3, providing the opportunity of 
oxygen chemisorption [43]. In general, all n-oxides are known to be thermally stable and work 
at lower oxygen partial pressure in comparison to well-known p-type oxides. Interaction of n-
type metal oxides with reducing gases is a decrease in resistance which is the preferred direction 
of resistance change for gas sensing. Many p-type oxides are relatively unstable because of the 
tendency to exchange lattice oxygen easily with air [43], which limits their use.  
Sensor selectivity and sensitivity over a wide range can be tuned by varying the metal oxide 
microstructure (morphology, grain size and porosity), adding dopants (e.g., catalytic metals), 
varying operating temperature or heating mode (cycling heating or constant heating), etc. Metal 
oxide sensing layers are usually implemented as polycrystalline films.  
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2.5.2 Sensing influencing factors 
Conductometric MOX gas sensors are one of the most extensively investigated groups of 
sensors. This type of sensor has been of great interest due to the flexibility and simplicity in 
fabrication and the broad range of target gases possible to detect. 
A lot of effort has been made to enhance the sensitivity, and thus to decrease the detection limit, 
and to decrease the operating temperature. Investigated influencing factors have been mainly: 
chemical composition, surface modification or decoration –mainly with catalytic metals, such 
as Pd or Pt, microstructure (phase, surface morphology, grain size) and operating temperature. 
All these factors have been investigated to enhance the sensing reactions and to increase the 
available specific surface, and thus to increase the collected chemical signal. 
2.5.2.a Microstructure 
The microstructure properties involve surface morphology, shape and size of grains, 
crystallographic orientations, and porosity. All of these parameters have been found to strongly 
impact the sensitivity and the dynamics of the sensor (response and recovery times). 
Conductometric gas sensors prepared with  amorphous state, glass-state, nanocrystalline state, 
polycrystalline state, and single crystal state MOX have been reported [43], in thin or thick 
layer, or as one-dimensional nanostructures [50]. However, in literature, nano- and 
polycrystalline materials have attracted much attention in the field of  gas sensors [43]. 
Several reports have observed that the sensitivity of MOX resistors significantly increases when 
the grain size is decreased, as shown in Fig. 2.9. Lu et al. [8] have fabricated SnO2gas sensors 
with different particle size from nanosized SnO2 powder. The authors have observed that 
sensitivity of nanosized SnO2 increases drastically with the reduction of particle size below 
10 nm, and sensors with particle size of 8–10 nm could both respond and recover quickly. 
However sensors with particle size smaller than 20 nm, drift more or less. For instance, a sensor 
with 2 nm particle size had 40% drift during the 30-day test. It is due, first, to the increase of 
the specific surface by the decrease of grain size. 
Second, for small grains with either narrow or large necks, when the grain size is comparable to 
the thickness of surface charge layer, the grain is fully depleted. Then exposure to reducing 
gases acts as a switch to the partially depleted grains. If these small grains are connected with 
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narrow necks, a double-Schottky barrier model or “neck” model can be applied [6], as detailed 
in the section 2.5.1. Also, in this case, the mean free path of free charge carriers becomes 
comparable to the dimension of the grains, so that a surface influence on mobility should be 
taken into consideration. This happens because the number of collisions experienced by the free 
charge carriers in the bulk of the grain becomes comparable to the number of surface collisions; 
the latter may be influenced by adsorbed species acting as additional scattering centres [6]. 
 
Figure 2.9 a) Resistance variation as a function of WO3 crystallite size for; □ 
air and ■ 5ppm NO2 at 300 °C. Reproduced from [7]. b) Sensitivity versus grain 
size of a SnO2 nanocrystals-based sensor under exposure to 500 ppm. Reproduced 
from [8]. 
2.5.2.b Operating temperature 
Commonly observed response versus operating temperature curve has a “bell” shape. The 
response increases and reaches their maxima at a certain temperature, and then decreases with 
increasing the temperature. Fig 2.10 and Fig. 2.11 present typical MOX resistor gas sensors 
responses with respect to operating temperature. 
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Figure 2.10  Sensitivity- temperature profile of chemoresistors with undoped, 
Pt-doped, Pd-doped and Ag-doped SnO2 to 0.8% of H2, 0.5% of CH4 , 0.2% of C3H8  
and 0.02% of CO in air. The sensitivity is defined as the ratio of sensor conductance 
in the presence of a target gas to the conductance in air (mixture of O2 and N2). 
Reproduced from [9]. 
 
Figure 2.11 Sensitivity-operating temperature profile of a) ZnO nanoplate-
based chemoresistor at 100 ppm of ethanol and chlorobenzene. Reproduced from 
[5]. b) Screen printed WO3 thick layer resistor sintered at different temperatures at 
100 ppm of NO2.Reproduced from [10]. c) Undoped and Pt-doped SnO2 thin layer 
chemoresistor at 180 ppm of CO. Reproduced from [11]. d) Screen printed ZnO 
thick film with different RuO2 doping percentage. Reproduced from [7]. 
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First heating is needed in MOX conductometric gas sensors to yield enough charge carrier 
density for reasonable conductance measurement. Then thermal energy is also required to 
activate grain boundary diffusion of gas species [42]. 
In addition, the sensitivity dependence on the operating temperature can be explained by the 
fact that the coverage rate (or chemisorption rate) +  is determined by an activation barrier 
between a physisorbed state and the chemisorbed state and an activation barrier of desorption 
according to Lennard-Jones model. According to this model, the rate of chemisorption is 
expressed as follows [51]: 
 
[}[d = U exp − ∆^U1` − U } exp − ∆^ + ∆_*TU1`  (2.2) 
where ∆^  is the activation barrier that a physisorbed molecule has to overcome in order to 
reach the chemisorbed state, ∆_*T is the heat of chemisorption, U1 is Boltzmann constant, 
and ` is the temperature. 
At equilibrium state: + = 0, which means that the rate of adsorption is equal to the rate of 
desorption, and assuming that ∆_*T is independent of the coverage, the coverage rate is then 
expressed as follows [51]: 
 } = UU exp ∆_*T U1`  (2.3) 
Thus the coverage rate is dependent on temperature and the heat of chemisorption, which is a 
material-gas molecule specific quantity. Thus generally the coverage will decrease with 
increasing temperature. At low temperatures the molecules are, however, trapped in a 
physisorbed state and cannot overcome the activation barrier ∆^ . This results in a maximum 
coverage at a certain optimal temperature. Heat of chemisorption ∆_*T is a chemisorption 
form dependent. For instance, different chemisorbed oxygen forms (O2-, O- and O2-) have 
different ∆_*T. Thereby, chemisorption of each adsorbed oxygen form has a different optimal 
temperature. N. Barsan and U. Weimar [6] provided a literature survey of oxygen species 
detected at different temperatures at SnO2 surfaces with different chemical spectroscopy 
techniques, as it is shown in Fig 2.12. Oxygen can be ionosorbed in the molecular form of O2- 
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or in the atomic form of O- or O2- (dissociative ionosorption). It has been proven by TPD 
(temperature programmed desorption), FTIR (Fourier transform infrared) analysis and EPR 
(electron paramagnetic resonance) that below 150 °C the molecular form dominates and above 
this temperature the ionic species dominate [6].  
 
Figure 2.12 Literature survey of oxygen species detected at different 
temperatures at SnO2 surfaces with IR analysis, TPD and EPR (electron 
paramagnetic resonance). Reproduced from [6]. 
The sensing mechanism is ruled by the reaction of these oxygen species with reducing gases or 
a competitive adsorption and replacement of the adsorbed oxygen by other molecules as 
explained in the section 2.5.1. Therefore, depending on the involved in (or preferred) ionosorbed 
oxygen form for the sensing mechanism, the sensitivity will be strongly temperature dependant. 
2.6 Field effect transistor-based gas sensors 
One promising gas-sensing concept with high flexibility regarding sensing performances and 
materials is the detection via field effect transistors well suited for the measurement of potential 
variations. Both forms of gas molecules adsorption on solids, chemisorption run by ionic bonds 
and physisorption run by Van Der Walls interactions, induce modification of the surface charge 
and thus the surface potential. The effect is stronger in case of chemisorption compared to 
physisorption, since a charge exchange occurs and adsorbates are in a charged state. This leads 
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to a material work function variation (a surface potential variation) [12, 42] as explained in 
section 2.3. If the inner surface of the transistor gate is accessible to gas species, the induced 
voltage shift associated to the work function variation acts as an artificial voltage, which is 
added to an externally applied gate voltage and affects the conductance of the transistor channel 
[12, 42]. 
Overall, two  different FETs have been used for this concept: MOSFETs and SG-FETs. In the 
former concept, the sensitive layer is the gate material itself. For the latter the gas sensitive layer 
is placed on the inner surface of suspended gate at a certain distance above the transistor channel. 
Both transducer concepts are illustrated in Fig 213. Historically MOSFET gas sensors have first 
introduced in 1975 [14]. Later, SG-FETs have been developed for gas detection. 
 
Figure 2.13 Schematic view of a) a SG-FET, b) a Pd-MOSFET. Reproduced 
from [12]. 
In principle, any gas adsorption leads to an individual work function. Therefore measurement 
of work function changes can be used as an indicator for the surface coverage of impinging gas 
species and their corresponding concentrations. 
Therefore, for a successful sensor concept, it is necessary to develop a suitable surface for each 
specific gas. 
2.6.1 MOSFET gas sensors (Catalytic MOSFETs) 
MOSFET-based gas sensors, also referred to as catalytic MOSFETs or Lundström MOSFETs, 
are based on a conventional MOSFET where a catalytic metal, such as Pd, Pt or Ir, is usually 
used as a thin layer (sub-100 nm) to form the gate electrode [13, 52]. MOSFET-based gas 
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sensors are usually operated at a temperature in the range of 100°-200 °C [34, 35, 53]. Fig. 2.14 
shows a cross-sectional structure of an n-channel MOSFET gas sensor. 
 
Figure 2.14 Cross sectional schematic of an n-channel MOSFET gas sensor 
structure with a catalytic metal gate electrode. Adapted from [13]. 
MOSFET as a gas sensor for H2 was demonstrated first by Lundström et al. in 1975 [14, 54]. 
This group has demonstrated hydrogen sensitive Pd-MOSFET with detection capabilities down 
to 40 ppm of H2 gas molecules in synthetic air (mixture of 20% oxygen and 80% nitrogen) with 
a response time of less than 2 min at 150 °C. The demonstrated device was an n-channel Si 
MOSFET with 10 nm-thick SiO2 layer as a gate dielectric and 10 nm-thick e-beam evaporated 
Pd gate electrode. They reported a decrease in threshold voltage Vth in the presence of hydrogen 
and much a longer response time – for both “charging” and “relaxing”- at lower temperature. 
Fig. 2.15 shows the change in threshold voltage with time for two different H2 concentrations 
at a temperature of 150 °C. 
 
Figure 2.15 Change in threshold voltage with time in two different gas mixtures 
at a temperature of 150 °C. Reproduced from [14]. 
 Chapter 2 
 
30
The proposed sensing mechanism is as follows: When the catalytic MOSFET gate is exposed 
to H2, gas molecules adsorb by dissociative chemisorption on the outer gate metal surface, as 
shown in Fig. 2.16.b. Some of the atoms diffuse rapidly through the gate metal down to the inner 
metal surface and are trapped (adsorbed) at the metal/oxide interface, which gives rise to a local 
dipole layer in equilibrium with the outer layer of chemisorbed hydrogen and the gas phase [35]. 
The dipole layer induces a potential distribution in the structure, as illustrated in Fig.2.16.b. The 
induced voltage drop (or the potential shift) ∆
 that appears at the interface is added to the 
externally applied voltage 
, which results in an increase of the channel conductance and in 
consequence an increase in source-drain current . Thereby the -
 curve is shifted towards 
lower voltages by ∆
 (Fig. 2.16.a) [12, 53]. 
In other words, the generated dipole layer of adsorbed hydrogen atoms at the metal-gate oxide 
interface makes the work function of inner gate metal surface decreases by ∆Φ , and therefore 
changes the work-function difference between the metal and the semiconductor which results 
in a shift of the threshold voltage 
+* of the MOS transistor [14, 55] by shifting the flatband 
voltage of the MOS structure. 
The shift in the catalytic MOSFET -
 curve, referred to as the threshold voltage shift ∆
+*, 
is the output signal.  
In sensor configuration, the catalytic MOSFET is operated at constant source-drain current by 
applying a counter gate voltage, which constitutes the sensor signal (change in gate voltage 
required to keep the drain current constant at a pre-selected value) [12, 13, 53]. 
The potential shift ∆
 is proportional to the number of hydrogen atoms absorbed per unit area 
at the metal/oxide interface, and is used to monitor the hydrogen concentration in the ambient 
environment [52]. When the hydrogen gas is not anymore present in the ambient, the hydrogen 
atoms at the metal-air interface recombine into molecules (or water if oxygen is present), and 
the metal/oxide interface, which is in equilibrium with the outer interface, is emptied. This shift 
in the -
 curve is therefore reversible [35]. 
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Figure 2.16 Transduction principle in catalytic MOSFET. a)  versus 
 curve 
under and without exposure to H2. b) Schematic illustrating the work function 
change of the inner Pd surface due to the trapped hydrogen atom at the Pd-SiO2 
interface. 
In addition to H2, the so-called Lundström MOSFETs were found sensitive to hydrogen 
containing gases, such as hydrogen sulphide [56], ethanol, acetone, ethylene [54] and ammonia 
[15, 35, 54], since they can be adsorbed and dehydrogenated on the surface of the catalytic 
metals mainly Pd, Pt and Ir, so that hydrogen atoms are released and diffuse through the metal 
layer, which acts as a hydrogen filter, to the metal/oxide interface. The detection limit for 
catalytic MOSFETs is generally about a few ppm. 
It has been shown that the sensor sensitivity depends not only on the nature of the catalytic 
metal, but also on the structure of the metal film and the operating temperature [35, 54]. For 
instance, it has been observed that a thin layer of Pt on top of a Pd-gate increases the sensitivity 
towards ethanol at the time as it decreases the hydrogen sensitivity [54]. Large sensitivity toward 
ammonia has been achieved only when the catalytic metal gate is made so thin that it is porous. 
The sensing mechanism of porous catalytic metal films is detailed in [35, 54]. Brian et al. 
claimed that thin discontinuous Ir films have larger sensitivity toward H2 and ammonia and 
reduced recovery time than thin discontinuous Pt film [35]. 
 Lundström et al. have demonstrated the sensitivity towards molecules like hydrogen, ammonia, 
ethanol and ethylene using catalytic metal gates [54]. They discussed how the selectivity 
depends on the choice and structure of catalytic metals and the operating temperature. 
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MOSFET gas sensors are fabricated using standard silicon technology microelectronic 
processes on silicon. Both n and p channel MOSFETSs are used for gas sensing [13]. The gate 
material is removed and replaced by a catalytic metal film. Both thick (100–300 nm) and thin 
(3–30 nm) films have been used for the gate material [2]. 
It is also possible to tune the selectivity of a catalytic MOSFET, and therefore detect different 
molecules, by varying the operating temperature since target gas molecules have  different 
optimal reacting temperatures. However, the operating temperature is limited by the silicon 
technology to a value not higher than 200–225 °C, due to leakage currents at p-n junctions 
increasing with temperature. 
The catalytic gate requires high temperature and therefore to reduce the power consumption it 
is desirable to thermally isolate the sensor from the IC area. MOSFET gas sensors realized using 
a standard silicon processing have power consumption of about 0.5–1.0 W [15]. Much work has 
been carried out to reduce the power consumption of these devices. The main concept is to 
isolate the electronic components (sensor MOSFET, heating resistor, temperature sensor), on 
an insulating membrane using micromachining and thin film technology. This membrane can 
be formed by removing the silicon substrate using a variety of bulk-etching techniques. The 
membrane is usually formed by an insulating layer (thermal silicon oxide or silicon nitride) [57]. 
Briand et al. reported the fabrication of an array of four MOSFET gas sensors based on Si low 
power MOSFET with 8 nm-thick Pt, Pd or Ir gate electrode, for H2 and ammonia sensing [15]. 
Using Silicon Bulk Micromachining, the MOSFET sensor, heating resistor and temperature 
sensor diode, as seen in Fig. 2.17, were fabricated within a silicon island isolated from the chip 
and suspended by a dielectric membrane formed by two deposited nitride layers (low pressure 
CVD and plasma enhanced CVD deposited). The thermal mass and, therefore, the power 
consumption of the sensor, are minimized by the design. The power consumption was lowered 
to 90 mW at an operating temperature of 170 °C. 
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Figure 2.17 Schematic cross-sectional view of the low-power MOSFET array 
gas sensor. The electronic components are located in a silicon island isolated from 
the silicon chip frame by a dielectric membrane made of two nitride layers. 
Reproduced from [15]. 
2.6.2 SG-FET-based gas sensors 
The need of a permeable gate for target gas molecules has been a hard limitation of possibly 
detected gases for Lundström MOSFETs. In addition to a limited range of target gases, the 
required high operating temperature (above 100 °C) is one of the main limitations of this type 
of sensor. 
Another promising gas sensing concept via FET devices is the use of SG-FET as a transducer. 
In principle, these devices can be used for the sensing of a wide range of gas species, and provide 
a real flexibility in integration of the sensitive layer. 
As depicted in Fig. 2.18, SG-FETs are similar to MOSFETs, but have an air gap between the 
gate dielectric and the gate electrode. At the inner surface of the suspended gate, a gas sensitive 
layer is deposited. The target gas molecules diffuse through the air gap and adsorb on the surface 
of the sensitive layer. As previously explained, this induces a work function shift of the sensitive 
layer. The potential shift is added to applied gate voltage 
, and consequently, the -
 curve 
is shifted. The air gap height must be at least 1 µm, in order to keep gas diffusion to the sensitive 
layer fast enough [12]. 




Figure 2.18 Cross sectional schematic of n-channel SGSFET gas sensor. 
Adapted from [13]. 
The main advantages of SG-FET gas sensors are room temperature (RT) operation or slightly 
above and a large choice of sensitive materials. The sensitive material has to be conductive or 
very thin. A wide range of sensitive materials have been demonstrated in combination with SG-
FET such as: Pt [16], Ir oxide [32], etc. Table 2.5, reported from [12], shows some examples of 
sensitive materials deployed in a SG-FET gas sensor.  
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Table 2.5 Known combinations of detectable gas species and associated 
sensitive material integrated with a SG-FET. Reproduced from [12]. 
Sensitive material Target gas 
Platinum H2 
Palladium H2 
Titanium nitride NH3 
Copper–phthalocyanine NO, NO2 
Polysiloxanes CO2 
Tin dioxide CO, NO2, O3 
Silver oxide H2S 
Cobalt oxide NO2, NH3 
Chromium titanium oxide H2S, NH3, Cl2 
Gold Cl2 
Potassium iodide O3 
Germanium C2H5OH 
 
The first SG-FET gas sensor was the monolithically integrated SG-FET, patented by Janata [45, 
58]. Sensitive materials have been integrated by electrochemical deposition. 
Later, Eisele et al. [59] have developed the Hybrid SG-FET (HSG-EFT). In contrast to the 
monolithic SG-FETs, a suspended gate electrode is mounted to a separated MOSFET transducer 
via flip-chip bonding. The hybrid design allows a wide spectrum of deposition techniques for 
the sensitive material since it is no longer dependent on the transistor fabrication.  
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Wilbertz et al. have integrated a Lundström MOSFET and a SG-FET gas sensors within the 
same chip [16]. The device is illustrated in Fig. 2.15.a. Pt and Pd were used as a sensitive 
material for the SG-FET and Lundström MOSFET respectively; and the response to H2 of the 
paired sensor was investigated. While the Lundström -FET already gives a distinct response at 
a low H2 concentration of 5 ppm, the SG-FET needs about one order of magnitude higher 
concentration for a clear signal, as it can be seen in Fig 2.15.b. However the two sensors give 
opposite response to CO (Fig 2.19.c). Thus the combination of both signals may be useful to 
reduce the cross sensitivity to interfering gases. At room temperature both devices demonstrate 
gas sensitivity and response times lying in the 10 s range. However at 100 °C response time is 
reduced to 1s in the case of Pd-MOSFET. 
 
Figure 2.19  a) Schematic representation of Lundström -FET/SG-FET double 
sensor in CMOS technology. b) Different hydrogen sensitivity of Lundström -FET 
and SG-FET with Pt gate at low H2 concentrations. c) Cross sensitivity of the double 
sensor system to a 100 ppm CO pulse, compared to the system’s reaction to a 50 
ppm hydrogen flow. Calibrated work function change at the sensing layer is shown. 
Reproduced from [16].  
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2.7 CNT and graphene-based gas sensors 
Carbon nanotubes are one-dimension molecular-scale cylinder with high mechanical stiffness 
and strength. When they are in the form of a single walled-carbon nanotube (SW-CNT), they 
can be metallic, semiconducting, or semi-metallic, depending on their chirality [19]. Since their 
discovery in 1991, CNTs have attracted considerable interest for a broad range of applications 
(e.g., transistors, field emission devices and chemical sensors). 
Recently, gas sensors based on graphene or CNTs have been demonstrated with an impressive 
sensitivity compared to existing technologies. As observed in the literature, CNT-based sensors 
clearly show the most sensitive sensors in the range of few ppb (parts per billion) to a few tens 
of ppm. Many studies have been carried out on CNT-based gas sensors for the sensing of gases 
such as H2, CH4, CO, H2S and some VOCs. The research has essentially focused on CNT-FETs 
as gas sensors with individual SW-CNTs. 
The main advantages for CNT-FET-based gas sensors, compared to existing technologies, are 
room temperature operation with low power consumption, fast response and recovery time and 
sensitivity to very low concentration down to the ppb range. Meanwhile, the physical 
interpretation of sensing mechanism has not been yet clarified and is still controversial.  
One of the reasons for unreached detection resolution of individual atoms or molecules by any 
detection technique is the fluctuations due to thermal motion of charges and defects, which lead 
to intrinsic noise exceeding the sought-after signal from individual molecules, usually by orders 
of magnitude. 
Graphene has been reported to be a strictly two-dimensional material highly conductive and 
with low Johnson noise. It also has few defects, which ensures a low level of 1/f noise caused 
by their thermal switching. In addition, graphene allows metal contacts that are ohmic and with 
low resistance. All of these features maximize the signal-to-noise ratio to a level sufficient for 
detecting changes in a local concentration by less than one electron charge at room temperature 
and makes it a promising candidate for chemical sensors. 
Schedin et al. [17] have investigated the capability of graphene devices to detect gas molecules. 
The device was elaborated by micromechanical cleavage of graphene on an oxidized Si substrate 
and e-beam Lithography to define Au/Ti contacts. Sensitivity to NO2, NH3, H2O and CO gas 
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molecules diluted in N2 was reported in concentration of 1 ppm. Large detectable change in 
resistivity has been observed, as seen in Fig. 2.20, immediately for NO2 and within 1 min of 
exposure for the other gases. They performed Hall measurements, which revealed that NO2 and 
H2O act as acceptors and NH3 and CO as donors. The same measurements have allowed the 
estimation of charge carrier concentration variation (∆G) which was found to linearly depend on 
the concentration of an examined chemical. 
Although chemical doping by gas molecules adsorption induced impurities in graphene in 
concentrations   = ∆G , Schedin et al. have found that these extra scatterers do not induce a 
notable changes in the mobility even for   exceeding 1012 cm-2. 
 
Figure 2.20 Changes in resistivity caused by graphene exposure to various gases 
diluted in concentration to 1 ppm. The positive (negative) sign of changes is chosen 
here to indicate electron (hole) doping. Region I: the device is in a vacuum before 
its exposure; II: exposure to a 5 l volume of a diluted chemical; III: evacuation of 
the experimental set-up; and IV: annealing at 150 °C. Reproduced from [17]. 
Typical CNT-FET-based gas sensors are designed as follows. CVD grown CNTs are contacted 
to drain and source metal contacts on a Si substrate with a dielectric layer on top. A schematic 
of a typical device is shown in Fig. 2.21. The Si substrate is used as a back gate. 
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Figure 2.21 Schematic of a typical CNT-FET structure. The Si substrate acts as 
a back gate. Adapted from [18]. 
Kong et al. [19] demonstrated the first gas sensor based on CNT elaborated by a CVD growth 
technique, in 2000. They reported the realization of individual semiconducting SW-CNT (S-
SW-CNT) FET-based chemical sensors capable of detecting small concentrations of NO2 or 
NH3 gas molecules. Reported S-SW-CNT devices were found to behave as p-channel MOSFET, 
as seen in Fig. 2.22. These S-SW-CNTs are p-type semiconductors and present substantial hole 
charge carriers. After exposure to gas molecules, the conductance of these devices exhibited 
100 fold decrease for NH3 gas with time response of 1 to 2 min (measurement for 
1% concentration of NH3 at 
 = 0 V) and 3 orders of magnitude increase for NO2 gas with 
response time in the range of 2 to 10 s (measurement for 200 ppm concentration of NO2 at 
 =  + 4 V).  -
 curves of these devices, recorded before and after exposure for the same 
device and successively after sample recovery by heating, are shown in Fig 2.22, where a shift 
of -4V is observed upon exposure to NH3 and a shift of +4V upon exposure to NO2. 
The adsorption of NH3 was found to induce a hole depletion which reduced the conductance. In 
contrast, adsorption of NO2 caused enriched hole carriers in the CNT, which enhanced its 
conductance. These results showed that upon adsorption of NO2, a charge transfer is likely to 
occur from the S-SW-CNT to NO2 because of the electron-withdrawing of the NO2 molecules. 
In contrast, NH3, which is a Lewis base, is found to be a donor. This effect has been assimilated 
to a sort of “molecular gating” of the carbon nanotube, due to the gas molecules adsorption [60]. 




Figure 2.22 Chemical gating effects to the semiconducting SWNT. Current 
versus gate voltage curves before NO2, after NO2 and after NH3 exposures. The 
measurements were carried out successively after sample recovery and with 
exposure to NH3 (0.1–1%) and NO2 (2–200 ppm) in an air flow rate of 700 ml/min. 
The channel length was around 5μm. Reproduced from [19]. 
Liu et al. [20] investigated the response of a single SW-CNT as CNT-FET channel, exposed to 
concentrations varying from 0 to 4 ppm of NO2 and from 0 to 400 ppm of NH3, covering 
alternatively the metal/SW-CNT contacts and the centre of the channel, with poly(methyl 
methacrylate) (PMMA) resist, as illustrated in Fig. 2.23. They revealed that NO2 shifts the 
threshold voltage positively, while NH3 shifts it negatively for both centre-exposed and contact-
exposed devices (Fig. 2.24). 
 
Figure 2.23  Schematics of the two CNT-FET structures used by Liu et al.. (a) 
Contact exposed device. (b) Centre exposed device. Reproduced from [20]. 




 curves of a) a contact-exposed device and b) a centre-
exposed device under exposure to different concentrations of NO2 and NH3. 
Reproduced from [20]. 
Several scientific teams have focused their studies on finding whether the response signals of 
CNT-FETs gas sensors result from charge transfer between adsorbed gas molecules and the 
body of the CNT or/and from the gas species induced Schottky barrier modulation at the 
CNT/metal contacts. 
Using passivated and non-passivated CNT/metal contacts with thermally evaporated SiO2, 
Bradley et al. [61] have investigated the mechanism behind the sensitivity of CNT-FETs to NH3 
gas. They found a good sensitivity to NH3 and suggested that sensing occurs through charge-
transfer doping of the CNT channel rather than through modifying Schottky barrier induced by 
the interaction between gas species with the metal/CNT interface. 
In contrast to results by Liu et al. [20] who have employed PMMA as a passivation layer and 
observed changes in the transfer characteristics upon exposure to NH3 and NO2 for both contact-
passivated and channel-passivated devices, Zhang et al. [62] reported that when PMMA was 
applied to protect the CNT/metal contacts from NO2 exposure, their devices became insensitive 
after contact passivation. They argued that when the passivation length was comparable to the 
depletion length in the CNT, the contacts could be indirectly affected. 
The obvious ambiguity in those reports could arise from the permeable passivation materials 
used. Moreover, as the experiments were carried out at room temperature and air ambient only, 
exclusive identification of the sensing mechanisms is not possible.  
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To differentiate the sensing mechanisms, Peng et al. [63] have employed three CNT-FET 
structures: (i) the entire CNT channel and CNT/electrode contacts are accessible to NH3 gas (ii) 
the CNT/electrode contacts are passivated with a Si3N4 thin film, leaving the CNT channel open 
to the gas and (ii) the CNT channel is covered with the film, while the contacts are open to the 
gas. They suggest that the Schottky barrier modulation at the contacts is the dominant 
mechanism from room temperature to 150 °C. At higher temperatures, the charge transfer 
process contributes to the response signals. 
CNT-FET-based CO2 sensors have been reported by Star et al. [64]. Specific sensitivity to CO2 
has been achieved by employing recognition layers that induce chemical reactions that modify 
the CNT-FET device characteristics. This group has used a mixture of poly(-ethyleneimine) 
(PEI) and starch polymers as a CO2 selective recognition layer, coating the CNT channel. The 
mechanism of sensing involves adsorption of CO2 molecules in the coating polymer and 
chemical reactions between the CO2 molecules with primary and secondary amino groups which 
lower the pH of the polymer layer and alter the charge transfer to the CNT channel. The response 
to CO2 gas was fast and reproducible over a wide range of concentration from 500 ppm to 10% 
in air. 
2.8 Single electron transistor-based gas sensor 
Until now, only one group from the Michigan Technological University has demonstrated a 
SET-based gas sensor. Karre et al. [21] have demonstrated the possibility of NO2 sensing using 
SET devices as a sensitive electrometer at room temperature. The reported device is a multiple 
island SET, where the gate pad was used as the sensing element. The device was fabricated over 
a silicon substrate with 300 nm-thick Al2O3 layer on top. Tungsten 10 nm nanoparticles - as 
islands - were deposited randomly followed by the fabrication of W gate drain and source 
connecting leads and pads by focused ion beam (FIB) deposition. Then nano-islands and leads 
were oxidized in paracetic acid (combination of H2O2 and acetic acid). Approximately 10 
conducting islands were formed between the source and drain terminals. A 30nm-thick 
passivating Al2O3 layer was deposited over the device to isolate and stabilize the tunnel junction 
behaviour of the device. The passivating oxide was removed from the pad regions by FIB 
etching. 
Chapter 2 43 
 
The sensing characteristics of the device were investigated by varying the concentration of NO2 
in N2 gas from 36% to 100% at atmospheric pressure. Under exposure to 41% concentration 
NO2 gas, the drain current decreased by an order of magnitude. Different concentrations of the 
NO2 resulted in variation of the decrease in the source-drain current Ids. The lowest 
concentration of NO2 that was detected with this device was 36%. Fig 2.25.a shows variations 
in the Ids current that occurred under switching the NO2 gas injection in the flow cell. The Ids 
current relaxes to the base value after decreasing which results in a peak. 
Karre et al. reported that ionosorption of NO2 molecules to native W oxide (WO) present at the 
top surface of the gate electrode (exposed gate pad to gas flow), illustrated in Fig. 2.26, is behind 
the observed response of the device. The presence of gas molecules on the gate electrode surface 
will modulate charges available on the gate terminal, acting as an additional bias, which affects 
the tunnelling characteristics. 
Electron transfer can be from or to the gate terminal depending on the incoming gas molecules 
and surface states. Electron transfer to the gate induces a negative bias (potential) on the gate 
proportional to the number of gas molecules adsorbed to the gate terminal and vice versa. The 
adsorption of NO2 molecules corresponds to an electron transfer. The gas molecules adsorbed 
on the gate terminal create extra charges proportional to the number of gas molecules adsorbed 
and thus modulating the tunnelling properties.  
 
Figure 2.25 a) Time response of SET-based gas sensor to the injection of the 
mixture of gases into the flow cell. The NO2 concentration is 41% in N2. b) Variation 
of the drop in drain current in function of concentration of NO2 in N2. Reproduced 
from [21]. 




Figure 2.26 Proposed ionosorption mechanism resulting in charge transfer in 
the SET gas sensor. Reproduced from [21]. 
The reduction in the drain current of the SET device decreases with the increase in the 
concentration of gas. For lower concentrations of the sensing species, the SET device is more 
sensitive and for higher concentrations the sensitivity of the SET sensor decreases, as shown in 
Fig. 2.25.b. [21]. 
2.9 Conclusion 
In MOX resistor gas sensors heating is needed to yield enough charge carrier density for 
reasonable conductance measurement, and to activate grain boundary diffusion of gas species. 
Moreover, this type of sensor is sensitive only to chemisorbed species, whom optimum 
temperature is usually at very elevated temperature. 
The high operating temperature of MOX resistors is the main limitation toward integration with 
CMOS in a SoC. First it is incompatible with CMOS transistor operation. Second, from a power 
consumption point of view, these devices are incompatible with a battery powered mobile 
systems. A lot of efforts have been made to decrease the power consumption by integrating the 
sensors within a suspended membrane isolated from the substrate in order to decrease thermal 
mass. One dimensional nanostructured MOX have attracted a lot of interest in recent years 
because of their high surface-to-volume ratio as well as their good thermal stability and tunable 
surface state and texture. A broad range of nanostructured MOX resistors such as nanowires, 
nanofibers, nanorods, nanobelts, etc., have been reported. A complete review of the mechanism 
and the performances of this type of sensors can be found in [50]. The main aim of 
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nanostructuring the sensing material is to decrease the operating temperature by increasing the 
“chemical signal” and thus improving the signal-to-noise ratio. 
SG-FET gas sensors have been demonstrated at RT or slightly above thanks to their sensitivity 
to both of chemisorbed and physisorbed species. The latter have their optimum at low 
temperature. In addition, the transistor gain improves the sensitivity and compensate for the lack 
of the “chemical signal” at low temperature. In hybrid SG-FET, the sensing layer could be very 
large, thus increasing the collected chemical signal. CNT-FET-based gas sensors, have shown 
a very promising capability of sensing to achieve very sensitive sensors operated at RT. 
However, from a fabrication point of view, the CNT assembly and alignment technique are not 
yet compatible with mass production IC technology, or do not yield reproducible results. 
Up to now, only one demonstration of a SET as a gas sensor has been reported. The very limited 
amount of experimental data and the proposed sensing mechanism raise more questions than 
give clear demonstration about the sensing mechanisms. For example, the current relaxation to 
its base value after decreasing as a response to N2O presence is not yet understood. In that 




CHAPTER 3 Device design, modelling and 
simulation 
3.1 Introduction 
For appropriate geometry design and sizing, device modelling and numerical simulations are 
needed. The goal of simulation is to estimate the expected sensor sensitivity, sensitivity range, 
and detection limit. The latter is strongly dependent on the transducer signal-to-noise ratio. 
SET current-voltage characteristics are very dependent on the island capacitances. From a 
design point of view, placing four electrodes close to the island with minimum parasitic 
capacitances, while keeping the island total capacitance below the limit for room temperature 
operations, is very challenging and needs prior calculations and optimization. Therefore the 
impact of functionalized gate geometrical parameters on the different device capacitances has 
been studied. Sensor response simulation also allows optimization of drain to source 
polarization voltage with regard to device performance, especially in terms of power 
consumption. 
FD-SOI FETs are very promising candidates for gas sensing applications because they allow 
the channel gating by two separate gates: the front gate and the substrate bulk Si. In addition, 
their amplification capability when operated in the sub-threshold regime as well as low drive 
current is very interesting for sensing applications. Moreover, the small size of these devices is 
also of a high interest in terms of integration density. 
In this chapter, a brief background on the Coulomb blockade effect and single electron 
transistors is first presented. An overview of the Orthodox theory, which is the background 
theory for most single electronics simulators, is then given. Afterwards, the concept of double-
gate transistor-based gas sensors is introduced. DG-SET capacitance optimization as well as 
their impact on the SET operation is discussed. DG-SET-based sensor sensitivity in terms of the 
current variation per charge change is estimated. Then, the concept of a DG-FET is introduced. 
The sensitivity of a DG-FET-based gas sensor using a FD-SOI MOSFET is estimated using a 
compact analytical model. The impacts of the substrate bias, channel dimensions and 
temperature have been studied. 
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3.2 SET theory 
Single electron devices, such as SETs, operation principle is based on single electron charging 
effects, also known as Coulomb blockade effect. Single-electron charging effects provide a 
means to control the transfer of electrons between small conducting structures at the level of 
one electron [38, 65]. These effects are observed only under some conditions detailed below. In 
the following the concept of single electron phenomena and Coulomb blockade effect are 
explained by referring to single-island, double tunnel junction system. The SET operation 
principle is then presented and detailed. A brief overview of the Orthodox theory is given 
afterwards. 
3.2.1 Coulomb blockade effect 
To understand the theory behind the SET operation principle, first the Coulomb blockade 
principle has to be introduced. We consider a nanoscaled metallic structure, referred to as the 
island, placed very close to two other metallic electrodes referred to as drain and source, as 
illustrated in Fig. 3.1. The gaps between the island and the two metallic electrodes are filled 
with a dielectric, and are so thin that they form leaky capacitors. That means that the island is 
connected to the two terminals through tunnel junctions. This forms what is known as the single-
island, double tunnel junction system [65]. We assume that the island has a null net charge, 
when both electrodes are grounded. For the following we assume that if a bias is applied to an 
electrode with the other being considered as voltage reference, electrons can only flow from or 
to the island by tunnelling effect.  




Figure 3.1 The single-island, double tunnel junction system. a) Schematic 
structure of single-island, double tunnel junction system showing an isolated nano-
sized metallic island placed close to two metallic electrodes: drain and source. b) 
Circuit diagram of a single-island, double tunnel junction system.  and  are 
respectively island-to-source tunnel junction capacitance and resistance.  and  are respectively island-to-drain capacitance and resistance.  
Let us assume that a single electron is transferred to the island so that it has a net electric charge 
equal to – e, where 	  1.6 10P2 C is the elementary charge. If the potential difference between 
drain and source 
 is null (e.g. drain and source are electrically connected), equivalent positive 
charges, 2 and $ are accumulated at respectively source and drain electrodes, as depicted in 
Fig. 3.2.a as a result of neutrality principle, with 2 + $ − 	 = 0. Similarly, if an electron is 
withdrawn from the island, compensating negative charges appear at these terminals. 
The system is equivalent to a capacitor with a total capacitance a equivalent to the two tunnel 
junction capacitors in parallel, as shown in Fig. 3.2.b (a =  +  , where  and  are 
respectively island-to-drain and island-to-source capacitances). The electrostatic energy b 
stored in the system equals: 
 b = 	$2 a  (3.1) 
This energy stands as an electrostatic energy barrier toward adding another 
electron/withdrawing an electron to/from the island initially. This quantity is known as the 
charging energy of a single electron and noted  [65]. For 
 = 0 V, no more charge can 
tunnel onto the island because of this electrostatic energy barrier. 
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Figure 3.2 a) Schematic representation of the single-island, double tunnel 
junction system with drain and source electrically connected. b) Circuit diagram of 
the single-island, double tunnel junction system with drain and source electrically 
connected. 
If a voltage is applied to drain with respect to the source, as illustrated in Fig. 3.3, so that 
potential difference 
  0, a potential difference between the intermediate island and each of 
the two electrodes is created. The electrostatic energy barrier seen by an electron reaching the 
island from the source is then: 
 ∆→I = 	$2 a − 	 a  
 (3.2) 
and the electrostatic energy barrier seen by an electron leaving the island to the drain is: 
 ∆I→ = 	$2 a − 	  a  
 (3.3) 
One can notice through the terms −	   
 and −	    
 that the applied voltage 
 is 
lowering the electrostatic energy barrier seen by an electron flowing from source to island or 
from island to drain. For a small positive value of 
, the potential difference between the 
higher energy source electrode and the island is not enough to overcome the energy barrier O$ . 
Therefore, electrons on this electrode cannot tunnel onto the island. However, if 
 is increased 
such that O$  is overcome, an electron can tunnel onto the island. Then this electron can tunnel 
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off the island to the lower energy positively biased drain electrode. Another electron can then 
tunnel immediately onto the island, repeating the process. A current begins then to flow across 
the system. This effect is known as the Coulomb blockade. Note that the Coulomb blockade 
prevents from adding more than one electron to the island at once. Because once the electron 
reaches the island the electrostatic energy is increased by O$ . The island net charge is increased 
only by one electron. The current flow is produced by “a caravan” of electrons charging and 
discharging subsequently the island one after the other. Eq. 3.2 and Eq. 3.3, show that the current  begins to flow for: 
 |
| ≥ 
 = min o 	2 ; 	2s (3.4) 
If 
 is increased enough to overcome the electrostatic barrier of 2 ×  O$  , then a second 
electron can tunnel into the island and on average, the island is charged by two extra electrons. 
With further increase in 
, the number of electrons charging the island increases one-by-one. 
We recall that the island average charge  is non-continuous but rather discrete with only values 
of  × 	, where   is an integer. The electrostatic energy is increased by  O$  per additional 
single electron charging the island. Therefore allowed energy levels in the island are then 
discrete levels linearly spaced by a constant gap O , as illustrated in Fig. 3.4.  
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Figure 3.3 a) Schematic representation of the single-island, double tunnel 
junction system where a voltage 
 is applied between drain and source. b) Circuit 
diagram of the single-island, double tunnel junction system where a voltage 
 is 
applied between source and drain. 
 
Figure 3.4 Energy band diagram of a single-island, double tunnel junction 
system when 
 is null, showing possible island discrete levels relative to the island 
and drain Fermi levels corresponding to the island net charge  =  × 	, where 	 
is the elementary charge and   is an integer. 
If we consider that the single-island, double tunnel junction system is symmetrical, i.e.,  and  are equal, then the potential drops between the intermediate island and each of the two 
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terminals are equal. The -
 curve, along with the energy band diagrams of such a case with 
respect to three distinct 
 voltages are presented in Fig. 3.5. Represented island discrete upper 
and lower energy levels correspond to the island charge of respectively −	 and 	. Since the 
tunnel junctions are symmetrical, these levels are at the same gap from the Fermi level 
corresponding to neutral island charge. At 
 = 0 V the energy barrier seen by an electron to 
tunnel to the island is  O$ , as illustrated in Fig. 3.5. For low values of 
, electrons cannot 
overcome this barrier. The I-
 curve exhibit a nonlinear behaviour with a zero current 
region, known as the Coulomb gap, for |
| ≥ 
 =  , where 
 is known as the Coulomb 
blockade voltage. |
| has to be increased to at least 




 characteristics corresponding to a symmetrical single-
island, double tunnel junction system, with energy band diagrams corresponding to 
distinct values of 
. Represented island discrete energy levels correspond to the 
island net charge  =  × 	, where 	  is the elementary charge and   is an integer. 
Since the tunnel junctions are symmetrical, these levels are at the same gap from the 
island Fermi level corresponding to neutral island charge. 
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In literature, because needed voltage to overcome the Coulomb blockade is   when tunnel 
junctions are symmetrical, the charging energy  is often expressed as: 
  = 	$ a (3.5) 
as a more adequate measure of the strength of these effects. In the following, we consider the 
expression given in Eq. 3.1. The charging energy O$  is behind blocking the injection/ejection 
of a single charge into/from the island. Coulomb blockade is observed when the charging energy 
of a single electron is much larger than the thermal energy U(`, where U( is Boltzmann constant 
and ` is the temperature, to prevent thermally activated tunnel current. This condition is known 
as the capacitance condition and is expressed as: 
  = 	$2 a ≫ U( ` (3.6) 
At 300 k, this gives: 
 a ≪ 3 aF (3.7) 
It is necessary to have a nanometre-scale island (~100 nm or less in size), to have a in the aF 
range. 
Another condition needed to observe the Coulomb blockade effect, known as the opacity 
condition, is to have the charge well localized on the island. This is to suppress quantum 
fluctuations in the number of electrons in the island. If the tunnel barriers are not sufficiently 
resistive, the electron wave function may extend strongly across the tunnel barriers into the 
electrodes, then the charging electrons cannot be localized on the island. Heisenberg uncertainty 
principle is expressed as: 
 ∆b ∆d  ℎ (3.8) 
where ∆b is the electrostatic energy, ∆d is the lifetime of the charging, and ℎ is Planck’s 
constant. ∆b is proportional to 	$  +⁄ . ∆d equals + +, where + is the tunnelling resistance 
and  + is the tunnelling junction capacitance. The uncertainty inequality reduces to: 
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+  ℎ	$ = f  25.8 KΩ (3.9) f is known as the quantum resistance. As a result, to satisfy the opacity condition, one must 
have the tunnelling resistance larger than the quantum resistance f. Furthermore, it is 
necessary that the tunnel barrier height does exceed U(`, in order to prevent hot electrons from 
flowing to the island over the potential barrier (thermionic emission current). 
3.2.2  Single electron transistor 
A SET is a three terminal device. It is formed by an island separated from drain and source by 
leaky capacitors (tunnel junctions), to which a gate electrode is added. The gate electrode is 
electrostatically coupled to the island through an ideal infinite-resistance capacitor. The 
schematic structure and circuit diagram of a SET with the source taken as common voltage 
reference for gate and drain polarization are shown in Fig. 3.6. The gate bias is capacitively 
coupled to the island and allows shifting its electrostatic potential. The gate voltage 
" may be 
used to control the Fermi level of the island, and to overcome or impose a Coulomb blockade. 
 
Figure 3.6 a) Schematic structure of a single electron transistor. b) Circuit 
diagram of a single electron transistor. The source is considered as common voltage 
reference for gate and drain polarization. " denotes the gate-to-island capacitance. 
Let us consider the island initially neutral. The corresponding energy band diagram is shown in 
Fig. 3.7.c. By applying a positive 
", the island Fermi level is shifted down to compensate the 
electrostatic energy barrier. The electrostatic energy barrier seen by an electron reaching the 
island from the source, under a gate bias is expressed as: 
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 ∆→I = 	$2 a − 	 "a  
" ≠ 0 (3.10) 
where a, the island total capacitance is nothing but the sum of the three capacitance: ,  
and ". Eq 3.10 leads to a threshold gate voltage
"+*, needed to overcome this barrier, which 
equals: 
 
"+* = 	2 " (3.11) 
If a non-null small 
 is applied, a current flows from drain to source across the island. The 
island is then charged with a single electron. This situation is illustrated in Fig. 3.7.d. Increasing 
the gate voltage 
" further but still below 2 × 
"+* =  % makes the Fermi level corresponding 
to single charged electron decreases to a point where electron transfer from the island to the 
drain is energetically non favourable because the island Fermi level is below drain Fermi level 
(Fig. 3.7.e), then the current is suppressed and the island has a net charge of one electron. If 
" 
is increased to twice 
"+* so that the energy barrier associated with addition of a second electron 
to the island is overcome, a second electron flows from the island to the drain and the island is 
now charged with two electrons, as illustrated n Fig. 3.7.f. Further increase in 
" causes  to 
oscillate periodically, as can be seen in Fig. 3.7.b with a constant period equal to  %, each current 
peak corresponding to a change in the island net charge by only one electron (Fig. 3.7.b). With 
increasing 
" the island net charge is increased one by one. 




Figure 3.7 a) -
" characteristics at a small 
, known as Coulomb 
oscillations. b) Number of electrons accumulated in the island as a function of 
". 
c-f) Energy band diagrams corresponding to distinct values of 
" at a small 
 for 
" = 0 
, 
" = $ %,  $ % < 
" < % and 
" =  %. 
The gate bias can be used to shift the island potential down to make the island Fermi level 
enclosed between source and drain Fermi levels. In other words, increasing 
" make the 
discrete energy levels “scroll down” which leads to -
" characteristics known as Coulomb 
oscillations, shown in Fig. 3.7.a. The gap between the energy levels corresponding to the distinct 
island net charge  =  × 	, where    is an integer, is  . A variation in the gate voltage ∆
" 
leads to variation in the island potential as much as %  ∆
". The needed ∆
" variation to shift 
the island Fermi level by    is obtained from: 




" = 	a (3.12) 
Which reduces to: 
 ∆
" = 	" (3.13) 
Therefore Coulomb peaks are distanced by %. 
In Fig. 3.7.a and 3.7.b, represented 
" values corresponding to oscillation peaks are valid if the 
island has no background charge . These values are shifted if the island has a non-null 
background charge. However Coulomb oscillations peaks always have a period of %. 
If 
 is increased, this will allow a multi-level conduction through the island but I-
" 
characteristics still exhibit Coulomb oscillations with a DC offset corresponding to conduction 
levels below the upper one. The SET can then be considered as a switch device controlled by 
the gate bias. Adjusting 
" to a voltage corresponding to an oscillation peak leads to the 
suppressing of the Coulomb blockade and the transistor is in an ON “state”. When 
" is set to 
0 (or elsewhere than values corresponding to Coulomb oscillations), the transistor is in an “OFF” 
state, as illustrated in Fig. 3.8. 
 
Figure 3.8 I-
 characteristics of a SET in the “ON” and “OFF” states. 
(This characteristic corresponds to symmetrical tunnel junction SET, symmetrical 
 polarization, and a null background island charge). 
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Coulomb blockade regions for different combinations of 
 and 
" may be presented within 
the same 2D plot: the stability diagram, shown in Fig 3.9. A colour scale is used to represent the 
current level. A Stability diagram could also be presented in terms of conductance. Due to its 
typical shape this diagram is commonly known as the Coulomb diamond. Inside the diamonds 
the island has a stable number of electrons. The frontiers between the diamonds define the limit 
of the Coulomb blockade regions for tunnelling across the tunnel junctions. Slopes of these 








 |∆I→ = " +  "  (3.15) 
 
Figure 3.9 Coulomb diamonds of an SET. a) Conduction stability diagram. 
Numbers separated by commas represent the possible states in terms of the number 
of electrons charging the island. Black coloured regions are Coulomb blockade 
zones [22]. b) Illustration of SET parameters defining the shape of the Coulomb 
diamonds.  
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3.2.3  The Orthodox theory 
Throughout the history of single electronics, major models describing the operation of single 
electron devices or systems have been based on the so-called “Orthodox theory”. Developed 
first by I.O Kulik and R.I Shekhter [66] and generalized later by Averin and Likharev [67].  
The theory gives the rules running the tunnelling events and the system state time evolution. 
The theory makes the following major assumptions [38]: 
• The electron energy quantization in the island is ignored, and the electron energy 
spectrum is considered continuous. 
• The time of tunnelling through the barrier is assumed to be negligible in comparison 
with other time scales (including the interval between subsequent tunnelling events) 
• Coherent quantum processes consisting of several simultaneous tunnelling events 
(“co-tunnelling”) are ignored. This assumption is valid if the resistance of all the 
tunnel barriers of the system is much higher than the quantum resistancef. 
 Within the Orthodox theory, the system can be seen as an ensemble of conductors connected 
either by tunnel junctions or capacitors and the rate (i.e., probability per unit time) of a tunnel 
event is a function of the variation in Helmholtz free energy as a result of the tunnelling [38] 
and is given by: 
 gohs = h	$ + o1 − 	P  ¡¢7s (3.16) 
where h is variation in Helmholtz’s free energy, and + is the tunnel junction resistance. 
Helmholtz free energy is defined by the difference in electrostatic energy stored in the circuit 
and the work done by the voltage sources. We should note that the tunnelling rate depends on 
the tunnel junction resistance and temperature. The state probabilities are solutions of the master 
equations [38] given by: 
 
[M[d = £ gi→  Mi − g→i Mi  (3.17) 
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where gi→ and g→i are the tunnelling rates respectively from state j to state i and from state i to 
state j, M is the occupation probability of state i, and the system is assumed to evaluate in a 
discrete manner at random time steps [68]. Several simulators [69, 70] have been developed 
within the framework of the Orthodox theory.  
3.3 Double gate transistor-based gas sensor 
SG-FET-based gas sensors offer advantages of detecting chemisorbed, as well as physisorbed 
gas molecules [42] but also to benefit from the transistor gain to amplify the chemical signal. 
They have been demonstrated to operate at room  temperature or slightly above it, and sensitive 
to a broad range of gases [12, 41, 42] such as CO [45, 71], H2 [16, 24, 72, 73], alcohols [74], O3 
[75], NH3 [31] and NO2 [41] thanks to real flexibility in sensitive layer choice and integration 
in comparison to catalytic MOSFETs and PolFETs. 
However, integration of these sensors is complex from a fabrication point of view because of 
the necessity to implement a suspended gate electrode with the sensitive material deposited on 
the back side. The sensing layer has to be deposited on the back side of the gate electrode 
otherwise the adsorption induced material work function change (change in surface potential) 
would be screened by the gate electrode because it is biased [74, 76].  
In addition, the transistor channel width to channel length ratio E D¤  has to be increased to 
overcome poor transconductance due to the very low capacitance across the airgap [41, 42]. To 
have a high signal to noise ratio the transconductance has to be as high as possible. 
In the linear regime of the  − 
 characteristic, the transistor transconductance j can be 
written as: 
 j = [[
" =  Y ED  f 
 (3.18) 
Where µ is the inversion charge carrier mobility, f is the equivalent gate capacitance defined 
as a series of insulator and airgap capacitances, and 
"  is the gate voltage. The sensor sensitivity 
can thus be defined as [73]: 
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 k = j 
¤ =  Y ED  f (3.19) 
k can be increased by increasing E D¤  ratio and f. However increasing f by increasing the 
capacitance across the airgap is limited by the minimum of ∼0.8 μm airgap needed to ensure 
fast gas species diffusion [73]. Meanwhile, increasing E D¤  ratio is a limiting factor toward 
miniaturization and high density integration. 
If the transistor channel can be controlled by two different gate electrodes, a suspended gate is 
no longer needed because one gate would be used to bias the transducer at the aimed operation 
point, and the second gate would be functionalized with a dedicated gas-sensitive material. The 
sensitive material is directly deposited on top of the functionalized gate electrode, which is 
floating (not biased) and used to capacitively couple surface charge at the outer sensing layer 
surface to the transistor channel. 
Sensing layer surface charge is the result of, in addition to dandling bonds and surface defects, 
the partial charge transfer from/to the material during the gas species adsorption process (as 
detailed in section 2.2). An equal and opposite to the surface charge, charge accumulation exists 
in the close vicinity of the material surface. If the sensing material is a metal, the surface charge 
accumulation is located at the surface. If the material is semiconducting the charge accumulation 
is distributed over a space charge zone (depletion layer). This is illustrated for H2 chemisorption 
on Pt (metallic sensing material) and O2 chemisorption on SnO2 (semiconducting sensing 
material) respectively in Fig 3.10.a and Fig. 3.10.b.  





Figure 3.10 Schematic representation of gas molecules chemisorption on a 
sensing layer surface showing the partial charge transfer. a) H2 chemisorption on Pt 
surface showing the partial electron transfer. b) O2 chemisorption on SnO2 surface 
showing the partial electron withdrawing. 
Double gate–single electron transistors (DG-SETs) are of great interest because they offer the 
possibility to incorporate two different gate electrodes without any need for an airgap structure: 
a functionalized gate with a dedicated gas-sensitive material on top of it and a bias gate to control 
the operation point of the transistor, as depicted in Fig. 3.11b. Implementation of this concept is 
carried out as shown in Fig. 3.11.a. The sensing layer is deposited over a metallic pad and the 
ensemble forms what is referred to as the sensing pad. The sensing pad is integrated above the 
device and electrically connected to the DG-SET top gate which plays the role of a 
functionalized gate. The equivalent circuit diagram is shown in Fig. 3.11.b. 
Chapter 3 63 
 
 
Figure 3.11 a) 3D schematic of the DG-SET-based gas sensor concept showing 
the top gate connected to the sensing pad and playing the role of the functionalized 
gate and the side gate serving as a bias gate. b) Circuit diagram of the DG-SET-
based gas sensor showing the island capacitively coupled to two different gate 
electrodes: a functionalized gate and a bias gate. " and ( denote respectively 
functionalized gate and bias gate capacitances. Only the bias gate is polarized by the 
voltage source 
(. 
Functionalized gate and bias gate capacitances are referred to as respectively " and (. Only 
the bias gate is polarized by a voltage source 
(. It should be noted that 
" is nota result of 
polarization by a voltage source, which has an infinite reservoir of electrons, but of polarization 
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by the finite sensing material surface charge. This charge is capacitively coupled to the SET 
island through ". Charge variation induces a variation in the sensor output signal: . Coulomb 
oscillations with respect to the functionalized gate charge, spaced by %, for 
( = 0 V and 
( = 
*+ are shown in Fig. 3.12. The linear part of a Coulomb peak, delimited in Fig. 3.12, 
is the operation range of interest. The operation current  is nothing but the current at the 
midway of the Coulomb peak linear region of interest. The sensor sensitivity is defined by the 
Coulomb peak slope. Surface charge variation is then coupled to the transistor island and yields 
current variations around the operation current .  
In an absence of the target gas (under background gas) the functionalized gate surface charge is 
not null and is equal to a charge amount . When applying a voltage 
*+ to the bias gate, the 
Coulomb oscillations at varying functionalized gate voltage, or charge are shifted, as illustrated 
in Fig. 3.12. The bias gate voltage 
( is used to make  corresponds to the operation current . and  are the sensor operation point parameters. The 
*+ satisfies the following 
relation: 
 (o




" −  
IZo
( = 0s − o−s (3.20) 
At 
( = 
*+, the functionalized gate surface charge variation around :  ± ∆ yields a 
proportional current variation  ± ∆. 
 
Figure 3.12 Coulomb oscillations with respect to the functionalized gate charge 
for 
( = 0 V and 
( = 
*+. 
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Such a configuration of double-gate transistor is also possible with FD-SOI MOSFETs. In 
addition to the front gate, the substrate bulk Si can be used for back biasing of the transistor 
channel through the buried oxide. Such a device is attractive for gas sensing applications due to 
their amplification capability when operated in the sub-threshold regime. Ideal subthreshold 
swing and high transconductance levels have been achieved thanks to thin Si film on buried 
oxide [77], which is the strongest asset of these devices with respect to the FET-based gas sensor 
technology. In addition, the small size of these devices is also of a high interest in terms of 
integration density. FD-SOI FETs are a mature technology and well modelled. 
Ultrathin body and BOX (UTBB) FD-SOI MOSFETs are considered as the most promising 
devices for sensing applications. The thin buried oxide (BOX) has allowed the enhancement of 
the technology scalability, ideal subthreshold swing and a control of the threshold voltage with 
the back gate bias (substrate biasing) without the need of using different channel doping 
concentrations and thus lower variability due random dopant fluctuations [78, 79]. Thanks to 
the back-to-front gate coupling factor obtained with the UTBB FD-SOI FETs, the threshold 
voltage can be shifted and a nearly ideal subthreshold slope can be obtained without the need 
for excessive substrate bias (back gate bias) [77]. 
Similar to the concept presented above the sensing pad is connected to the front gate which is 
kept floating (not biased) plays the role of the functionalized gate. We take advantage of the 
back gate, which is used as a control gate, to bias the transistor at the aimed operation point (see 
Fig. 3.13). 
In an absence of the target gas (under background gas) the functionalized gate surface charge, 
referred to as , is not null, and equal but opposite in signs to the charge present at the outer 
surface of the front gate. It is equal to the charge lying at the front gate inner surface/front gate 
oxide interface. The functionalized gate (front gate) charge varies in the range  ± ∆, 
where ∆ is the target gas induced surface charge variation. 
In UTBB MOSFETs, the back gate biasing has the capability of shifting the front gate 
subthreshold voltage, without excessive voltages. Typical transfer characteristics  ,	-./. 
 of an n-type FD-SOI MOSFET for various back gate bias 
1 are presented in 
Fig 3.14. The drain –to-source current  variation as a function of the front gate charge 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follows the same variation as well as a function of the corresponding voltage 
, as illustrated 
in Fig 3.14. 
The back gate is used to shift the  ,	-./.  curve so that the linear region corresponds to 
the variation range of the front gate charge  ± ∆.  
 
Figure 3.13 3D schematic representation of the FD-SOI MOSFET-based gas 
sensor concept showing the front gate connected to the sensing pad and playing the 
role of the functionalized gate and the substrate serving as a control gate. 
 
Figure 3.14 Typical characteristics  ,	-./. 
/ at various 
1 of an n-
type FD-SOI MOSFET showing the shifting effect of the back biasing. 
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3.4 DG-SET-based gas sensor design, modelling and simulation 
Incorporating an additional gate electrode to the SET comes at the expense of the island total 
capacitance and hence the operating temperature. The geometrical design has to take into 
consideration not only the functionalized gate-to-island capacitance, but also all the parasitic 
capacitive coupling between the functionalized gate and the surrounding electrodes (drain, 
source, bias gate). A Circuit diagram of the DG-SET showing the functionalized gate parasitic 
capacitive coupling with drain, source and bias gate, is presented in Fig. 3.15. All the device 
capacitances are summarized in table 3.1. 2, $ and 3 are respectively the functionalized gate-
to-source, the functionalized gate-to-drain and the functionalized gate-to-bias gate capacitances. 4 and 5 are respectively the bias gate-to-source and the bias gate-to-drain capacitances. In 
fact, the parasitic capacitances 2, $, 3, 4 and 5 increase the effective capacitive coupling 
between the island and all the other terminals: source, drain, bias gate and functionalized gate 
and hence the effective island total capacitance. 
 
Figure 3.15 Circuit diagram of a DG –SET showing the functionalized gate 
parasitic capacitances 2, $ and 3, and bias gate parasitic capacitances 4 and 5. 
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Table 3.1 Capacitances into play in the DG-SET-based gas sensor operation. 
Capacitance Symbol 
Island-to-source capacitance  
Island-to-drain capacitance  
Island-to-side gate capacitance ( 
Island-to-top gate capacitance " 
Functionalized gate-to-side gate 3 
Functionalized gate-to-source 2 
Functionalized gate-to-drain $ 
Bias gate-to- source 4 
Bias gate-to-drain 5 
In the following, first the functionalized gate geometrical parameters have been optimized with 
regard to the island total capacitance as well as the "-to-the functionalized gate total parasitic 
capacitance ratio (referred to below as ). Capacitances ", 2, $ and 3 have been calculated 
with respect to geometrical parameters, using COMSOL Multiphysics software (finite element 
simulations). 
The DG-SET sensitivity is defined by Coulomb oscillations peaks slope ( − 
") and thus by " and 
 but also depends on the parasitic capacitances. The sensor output signal has been 
simulated using a Monte Carlo single electronics simulator, with all device capacitances prior 
extracted from COMSOL simulations, in order to estimate the sensor sensitivity. 
3.4.1 Functionalized Gate Capacitances Calculation 
All the device capacitances have been calculated with respect to real geometry using COMSOL 
Multiphysics software. The software allows solving Maxwell’s equations in the entire 
implemented geometry using the finite element method. As illustrated in Fig. 3.16, the 
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functionalized gate is implemented as a top gate and the bias gate is as a side gate. 
The device is encapsulated in a TEOS (TetraEthyl OrthoSilicate) layer, with dielectric constant 
of 4.2, which defines the side gate dielectric material. Calculations under COMSOL were 
carried out to study the impact of the functionalized gate geometry parameters on the 
functionalized gate parasitic capacitances. For all the calculations, several geometry parameters, 
summarized in table 3.2, are set to reasonable constant values within reach of the developed 
fabrication process, detailed in Chapter 5. TiO2 with dielectric constant of 3.5 was considered 
as the tunnel junction dielectric material. 
Table 3.2 Geometry parameters, symbols and considered values for the 
COMSOL model.  
Geometry Parameters Symbol Considered value for 
COMSOL calculations 
Side gate width (nm) E + 120 
Side gate-to-island distance (nm) 6 + 100 
Island width (nm) EI 20 
Island length (nm) DI 20 
Tunnel junction dielectric 
thickness (nm) 
dZ+ 8 
Structure thickness (nm) dlm 5 
 




Figure 3.16 Functionalized gate 3D scheme showing all the capacitances at play 
in the DG-SET characteristics. The functionalized gate is implemented as a top-gate, 
and the bias gate as a side-gate. 
As illustrated in Fig. 3.17, the functionalized gate is implemented as a top gate with a side length = and perfectly aligned on the island. The top gate is at a distance from the island of 6789 +. 
Top gate parameters are summarized in table 3.3. 
Table 3.3 Top gate parameters for the COMSOL model. 
Top gate parameter Symbol 
Top gate-to-island distance 6789 + 
Top gate side length = 
Top gate dielectric permittivity U 
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Figure 3.17 3D Schematic of the simulated DG-DET showing the geometrical 
parameters. 
First, all the device capacitances have been calculated for geometry and material parameters 
values listed in table 3.2, = = 20 nm, 6789 + = 50 nm, and TEOS (U = 4.2) as a top gate 
dielectric material. Obtained island capacitances are presented in table 3.4. Side gate-to-drain 
and side gate-to-source capacitances were found to be equal to 2.4 aF. 
Table 3.4 Island capacitances calculated with COMSOL for geometry and 
material parameters values listed in table 3.2, = = 20 nm, 6789 + = 50 nm, and U = 4.2. 
Island capacitance Value (aF) 
Island-to-source capacitance () 1.82 
Island-to-drain capacitance () 1.82 
Island-to-side gate capacitance (() 0.37 
Island-to-top gate capacitance (") 0.31 
Island total capacitance (X) 4.34 
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The top gate design has to be optimized to increase the top gate-to-island capacitance (") and 
minimize all the top gate parasitic capacitance (2, $ and 3). This is to increase the top gate-
to-island capacitance to top gate total parasitic capacitance ratio , expressed as: 
  =  "2 + $ + 3 (3.21) 
Both of the ratio  and top gate lever " X⁄  impact the transducer sensitivity. The ratio  
translates the fraction the functionalized gate charge that is coupled to the island rather than to 
the other surrounding electrodes (drain, source and site gate electrodes). Larger is , greater is 
the DG-SET-based gas sensor sensitivity. Larger is ", greater is the sensitivity. Since the 
geometry is symmetrical around the side gate axis, the top gate-to-drain and top gate-to-source 
capacitances are equal. In the following, only the top gate-to-source capacitance is represented 
in figures for sake of clarity. 
First, the impact of the top gate side length on top gate capacitances has been studied for 6789 + = 50 nm. Fig. 3.18 presents calculated top gate capacitances and ratio  at varying 
side length =. All the top gate capacitances increase with increasing the side length. For = 
greater than 30 nm the parasitic top gate capacitances increase strongly more than the top gate-
to-island capacitance. The ratio curve has a bell shape around = = 30 nm. The maximum ratio 
at = = 30 GH is 0.14. The optimum value of 30 nm is considered for the following step of 
capacitance calculation at varying 6789 +. 
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Figure 3.18 Impact of top gate side length on top gate capacitances. a)  Top 
gate capacitances versus side length for 6789 + = 50 nm. b)  versus side length 
for 6789 + = 50 nm. 
Fig. 3.19 presents calculated top gate capacitances and ratio  at varying 6789 +. " is found 
more impacted by varying 6789 + than the parasitic capacitances 2, $ and 3. The closer 
the top gate is to the island, the greater the top gate-to-island capacitance " is. With decreasing 6789 + below 30 nm, " increases strongly and hence the ratio   strongly increases as well. 
Decreasing 6789 + improves greatly the capacitive coupling of top gate charge to the island 
and hence the top gate lever (" X⁄ ), which yields more abrupt Coulomb peak slope, as well as 
the ratio . But at the same time it increases the island total capacitance and thus comes at the 
expense of operating temperature. 




Figure 3.19 Impact of top gate distance on top gate capacitances. a) Top gate 
capacitances versus top gate distance for = = 30 nm. b)  versus top gate distance 
for = = 30 nm. 
For appropriate operation and to benefit from Coulomb peaks slope, it is preferable to have the 
charging energy few times larger than the thermal energy. This condition can be expressed as: 
 	$2 X   © U(` (3.22) 
where α is a coefficient. Table 3.5 gives maximum island total capacitance with respect to the 
target operating temperature of 25 and 60 °C, with α = 10.  
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Table 3.5 Maximum island total capacitance with respect to target operating 
temperature. 




The island total capacitance is the limiting factor for the top gate design. It is better to have 
lower top gate-to-island capacitance at the expense of the Coulomb peak slope and the ratio, 
and hence the sensor sensitivity. Moreover, having a smaller slope increases the sensitivity range 
(excursion range). Meanwhile, lowering " by increasing 6789 +, increases very slightly the 
parasitic capacitances 2, $ and 3, as can be seen in Fig 3.19. These parasitic capacitances 
increase the effective island total capacitance. Therefore, a compromise has to be found for the 
top gate distance. Monte Carlo simulations presented below have allowed to set the acceptable 
island total capacitance that allows to have Coulomb oscillations and thus a functional device at 
room temperature. 
For each considered 6789 +, optimization of the top gate side length = again has to be done. 
In the following we consider 6789 + = 15GH. The impact of the side length on  is presented 
in Fig. 3.20. The obtained optimum side length is 20 nm, for a maximum ratio at 0.76. 




Figure 3.20 The ratio  as a function of side length for 6789 + = 15 nm. 
Calculations have shown that that for each 6789 + an optimal top gate side length =, that 
maximizes the ratio , is found and is mainly equal to the island dimension. However, the top 
gate-to-island distance is the main impacting parameter on the transducer. The impact of 
decreasing the top gate-to-island distance (6789 +) on the top gate total parasitic capacitance 
($ + 2 + 3), the top gate-to-island capacitance ("), the ratio () and the island total 
capacitance (X) is summarized in table 3.6.  
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Table 3.6 Impact of decreasing the distance 6789 + on the top gate total 
parasitic capacitance ($ + 2 + 3), the top gate-to-island capacitance ("), the 
ratio () and the island total capacitance (X). 
 Decreasing ª«¬­ ®¯°±  
²³ + ²´ + ²µ Decreased slightly 




Operating temperature Decreased 
 
Placing the top gate close to the island in order to increase " (or " X⁄ ) and  and thus the 
sensitivity, increases X and hence comes at the expense of the device operating temperature. 
The island total capacitance is the main limiting factor in the implementation of a functionalized 
gate as a top gate. " cannot be tuned independently of 2, $ and 3. The top gate has to be 
placed not too close to the island, at the expense of the ratio   and Coulomb peak slope (the 
sensitivity), because it yields an enormous ", and not too far because the ratio  and the yielded 
sensitivity are decreased as a result of a decreased " (and also increased top gate parasitic 
capacitances 2, $ and 3 with decreasing the distance).. Therefore, a compromise has to be 
found for the top gate design. 6789 + has to be increased as low as possible to maximize the 
ratio and the top gate lever while keeping X small enough to allow the operation at room 
temperature. Lowering " and   will not impact the sensor a lot, since the DG-SET estimated 
sensitivity is sufficient for gas sensing applications. 
The e-beam lithography tool in the nanodamascene fabrication process has a maximum 
alignment error within the ±50 nm range. Considering the top gate side length and top gate-to-
island distance equal to respectively 20 nm and 15 nm, and TEOS as a dielectric, the 
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misalignment impact on top gate capacitances has also been studied within the mentioned range 
along XX’ and YY’ axis, as illustrated in Fig. 3.21. The top gate total parasitic capacitance 
together with the top gate-to-island capacitance, as well as the ratio as a function of the 
misalignment ΔY and the misalignment ΔX are shown in Fig. 3.22 and 3.23 respectively. 
 
Figure 3.21 Top gate misalignment along XX’ and YY’ axis. Δ and ΔA denote 
the top gate deviation respectively along XX’ and YY’ axis. 
Top gate fabrication misalignment has a strong impact on the yielded capacitance. For a 
misalignment of 50 nm along XX’ or YY’ axis, the ratio is reduced below 0.2. However, 
misalignment errors in the ±10 nm range does not take off more than 10% of the ratio. This 
means that if the misalignment error has to be kept below 10 nm otherwise it may lead to a 
reduced sensitivity and a strong device variability, which is easily possible with industrial UV 
lithography technology which has the overlay within few nm. This is due to the fact that the 
island is very closely located to the three other terminals (drain, source and gate electrodes). 
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Figure 3.22 Impact of misalignment along XX’ on top gate capacitances for 6789 + = 15 nm and = = 20 nm. a) Top gate-to-island and top gate total 
parasitic capacitances versus misalignment along XX’ axis. b)  versus 
misalignment along XX axis’. 




Figure 3.23 Impact of misalignment along YY’ on top gate capacitances for 6789 + = 15 nm and = = 20 nm. a) Top gate-to-island and top gate total 
parasitic capacitances versus misalignment along YY’ axis. b)  versus 
misalignment along YY’ axis. 
Considering the calculated capacitances, listed in table 3.4, for parameter values listed in table 
3.2, Coulomb oscillations at room temperature won’t be observed, because the charging energy 
is smaller than the thermal energy U(`. Island total capacitance can be reduced by thinning the 
structure more and downsizing the side gate width. From a fabrication point of view, for the 
former, this means that a very precise control over the CMP is needed. For the latter, it means 
that the alignment error of the island deposition process has to be greatly reduced.  
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3.4.2  DG-SET-based gas sensor response simulation  
DC stationary simulations using a Monte Carlo simulator have been carried out in order to 
estimate the DG-SET based sensor sensitivity. SIMON [69], a single-electron tunnel devices 
and circuit simulator, based on Monte Carlo method has been chosen for the DG-SET current 
simulation because it allows easy and quick implementation of a compact model of the system 
composed by tunnel junctions, capacitors and voltage sources, using a graphic interface. SIMON 
also allows simulation of rare processes such as co-tunnelling by combining Monte Carlo and 
master equation methods. Although, the SIMON simulator does not take into account either 
thermionic emission currents or tunnel resistance variations with the voltage drop across it, it 
allows an analysis with sufficient quality to extract device sensitivity. 
For Monte Carlo simulations, the considered values for ,  and ( capacitances are different 
from those calculated in section 3.5.1 and listed in table 3.4. These values, obtained for the 
parameters listed in table 3.2, are above the limit of 3 aF for the island total capacitance. 
Simulations under SIMON have shown that no Coulomb oscillations can be distinguishable for 
these values.  
For the following, these capacitances have been reduced to values, listed in table 3.7, that allow 
RT operation. For functionalized gate (top gate) capacitances (", 2, $ and 3), those values 
corresponding to 6789 + = 55 nm are considered because below this value the island total 
capacitance is increased too much to allow the operation at RT. 
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Table 3.7 Considered capacitances for Monte Carlo simulations. 











In SIMON, the functionalized gate is implemented as a “non-volatile node” with a background 
charge, which can be set to different values. Drain and source tunnel resistance have been set to 
4.5 107Ω [22]. The source is taken as a common voltage reference for bias gate and drain 
polarization. 
First, the Coulomb diamonds of a DG-SET model without parasitic capacitances, presented in 
Fig. 3.24, have been simulated at operating temperature of 10 K and for a null charge on the 
functionalized gate and presented in Fig. 3.253.a. The extracted traces at 
( = 0 V and 
 =  330 mV are shown respectively in Fig 3.25.b and Fig. 3.25.c. Extracted island total 
capacitance from Coulomb diamonds is equal to 0.43 aF. Coulomb oscillations are spaced by a 
period of 3.84 V, which in agreement with (. The noise seen in obtained characteristics comes 
for Monte Carlo method. 
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Figure 3.24 Circuit diagram of simulated DG-SET model without parasitic 
capacitances. The functionalized gate electrode is a “non-volatile node” with a pre-
set background charge. The source is taken as a common voltage reference for bias 
gate and drain polarization. 
 
Figure 3.25 a) Simulated Coulomb diamonds of the DG-SET model without 
parasitic capacitances at 10 K and for null charge on the functionalized gate, from 
which line traces in b) and c) were extracted. 
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Simulation of the same model at 300 K has exhibited Coulomb oscillations, as can be seen in 
Fig. 3.26. At 300 K, the  versus 
( trace, shown in Fig. 3.26.b, exhibits a current offset, of 
nearly 600 pA, compared to Coulomb oscillations simulation at 10 K, which is due to more 
thermally activated tunnel current. The tunnel rate is increased by increasing temperature as can 
be seen through Eq. 3.16. 
 
Figure 3.26 a) Simulated Coulomb diamonds of the DG-SET model without 
parasitic capacitances at 300 K and for null charge on the functionalized gate, from 
which line traces in b) and c) were extracted. 
Coulomb diamonds of the DG-SET model with all the parasitic capacitances, 2, $, 3, 4 and 5, shown in Fig. 3.27, have been simulated at operating temperature of 10 K as well as 300 K, 
and are presented in Fig. 3.28 and Fig. 3.29. 
As can be seen in line trace extracted at 
( = 0 
 from simulated Coulomb diamonds at 10 K, 
shown in Fig. 3.28.b, the voltage threshold for Coulomb blockade is reduced to 160 mV, 
compared to 330 mV for the DG-SET model without parasitic capacitances. This is due the 
increased island total capacitance. The effective island total capacitance extracted from the 
Coulomb diamonds, shown in Fig. 3.28.a, is equal to 0.8 aF. As can be seen in Fig. 3.28.c, the 
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impact of 
 on Coulomb peaks slope is negligible. As 
 increases the Coulomb peaks are 
widened and the maximum current is increased. 
 
Figure 3.27 Circuit diagram of simulated DG-SET model with all the parasitic 
capacitances. The functionalized gate electrode is a “non-volatile node” with a pre-
set background charge. The source is taken as a common voltage reference for bias 
gate and drain polarization. 




Figure 3.28 a) Simulated Coulomb diamonds of the DG-SET model with all the 
parasitic capacitances at 10 K and for a null charge on the functionalized gate, from 
which traces in b) and c) were extracted. 
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Figure 3.29 a) Simulated Coulomb diamonds of the DG-SET model with all the 
parasitic capacitances at 300 K, and for a null charge on the functionalized gate, 
from which traces in b) and c) were extracted. 
Simulation of the DG-SET with all the parasitic capacitances at 300 K exhibited Coulomb 
blockade as shown in Fig 3.29.  versus 
( exhibits Coulomb oscillations with some current 
DC offset. The DG-SET with all the parasitic capacitances still can be operated at room 
temperature as a chemical sensor with captured charge coupled the island via the functionalized 
gate capacitance.  
For sensing operation the DG-SET is polarized with a 
 voltage slightly below the voltage 
threshold (threshold voltage of  versus 
 curve at 
( = 0 V) to have only one electron 
flowing at the same time through the island from the source to the drain, which corresponds to 
the possible island charge states of 0 or 1 electron. Thus Coulomb oscillations will have the 
lowest DC offset current (corresponding to available energy levels compromised between 
source and drain Fermi levels), and the highest peak current level which is advantageous for the 
signal to noise ratio and read-out circuitry. 
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For sensitivity estimation, simulations of the DG-SET model with all the parasitic capacitances 
at 300 K for different values of the functionalized gate charge have been carried out. The drain 
is polarized below the Coulomb voltage (200 mV extracted from Fig. 3.28.a) at 155 mV. Each 
simulation is repeated ten times and the mean value of obtained current response is considered. 
Obtained data is presented in Fig. 3.30.  at varying functionalized gate charge exhibits 
Coulomb oscillations. The sensitivity (current variation per aC unit of charge) is extracted from 
the Coulomb peak slope and is estimated to be about 900 ±25 pA/aC (145±4 pA/single electron). 
The standby state is defined as the transducer state in absence of the target gas to be detected. If 
we consider the  standby period current level as the current corresponding to the bottom edge of 
the Coulomb peak slope (gas sensing configuration), the power consumption is equal to 86 pW 
(heating power is not taken into account). If the transducer is configured as an electrometer (the 
functionalized gate charge may vary in both directions), the transistor has to be polarized at the 
midway of the Coulomb peak slope. The power consumption corresponding to this 
configuration is equal to 110 pW 
 
Figure 3.30  at varying functionalized gate charge simulated for the DG-SET 
model with all the parasitic capacitances at 300 K. 
3.5 FD-SOI MOSFET-based gas sensor modelling and simulation 
For the sake of simplicity, in the discussed model we suppose that the sensing material is 
conductive and neglect any capacitance through this layer. This case corresponds to the use of 
platinum as a sensing material for H2 sensing, detailed in chapters 4 and 5. The floating 
functionalized gate surface charge/ potential, induced by gas adsorption, is coupled to the thin 
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Si FET channel through the front gate capacitance 8\. Variations in the sensing material 
surface charge will gate the transistor channel and yield variations in the current . The current 
variations are regarded as the sensor output. The substrate bias is used to operate the transistor 
in the sub-threshold regime when  charge is present on the front gate in absence of the 
target gas. In other words, the back gate bias is adjusting the transistor transfer characteristics 
with respect to the functionalized gate potential so that the charge variation range  ± ∆, 
induced by gas molecules adsorption, corresponds to the linear regime of this characteristic. 
For the case where the gas to be detected induces a negative charge supply to the sensing 
material surface, which corresponds to a positive charge change at the inner side of the front 
gate ¦∆  0§ e. g. H2 detection by Pt, an n-type MOSFET is preferred, because detection 
events will correspond to an increase in the current . In absence of the gas to be detected, the 
transistor is operated at the bottom edge of the linear regime of the characteristics  −   to 
have the lowest possible current level, and thus the lowest power consumption during the 
standby period (absence of the gas to be detected). 
The back gate bias does not only shift the front gate threshold voltage, but also may affect the 
subthreshold slope. In the following we carry out simulations according to the above presented 
model of the FD-SOI MOSFET-based gas sensor. The objective is to investigate the impact of 
the back gate bias, transistor channel dimensions and temperature on sensor sensitivity. 
3.5.1 UTBB FD-SOI MOSFET model 
Simulations are based on an analytical compact current model for a lightly doped short channel 
n-type UTBB FD-SOI MOSFET taken from [78, 79] and adapted to carry out drain current 
calculations with respect to the front gate charge. A simulator based on this adapted model has 
been implemented in Matlab and allows drain current calculations with respect to various 
variables such as temperature, channel width and length, silicon body thickness, back gate 
voltage, front gate voltage, drain voltage and front gate charge. 
The implemented current model is an analytical compact charge-based, which is valid in all 
regions of the operation with back gate control and takes into consideration the effects of drain 
induced barrier lowering (DIBL), channel length modulation (CLM), saturation velocity, 
mobility degradation, quantum confinement, velocity overshoot (VO) and self-heating (SH) 
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effects. The detailed model can be found in [79]. The implemented analytical compact model is 
described in Appendix A.
3.5.2 UTBB FD-SOI MOSFET-based gas sensor response simulation 
For the following simulations we considered a device with characteristics of an n-type FD-SOI 
MOSFET with back plane issued from 28 nm FD-SOI CMOS technology, fabricated by 
STMicroelectronics [80]. Simulated device characteristics are detailed in Appendix A. In the 
following, the impact of the channel length (D) and width (E), the back-gating bias (
1) and 
the temperature (`) are studied. 
,  ,  and  stand for the drain voltage, the drain 
current, the front gate charge in absence of the target gas and the front gate charge 
( ±  ∆). The source is taken as a common voltage reference for back gate and drain 
polarization. 
Simulated  versus  curves for 
 = 0.1 
, D = 30 GH and E = 0.5 YH, with back bias 
voltages 
1 varying from -3 to +3 V is presented in Fig. 3.31. As predicted, the back gate 
voltage allows to shift the obtained characteristics and adjust them as a function of . The 
estimated  excursion window for sweeping the back gate bias from -3 to +3V is about 
125 aC. 
The sensor sensitivity is defined as the current variation per unit of front gate charge variation: 
 k = d d  (3.23) 
Extracted sensitivities from data presented in Fig. 3.31 for 
1 varying from -3 to +3 V are quasi 
constant at varying 
1 from -3 to +3 V. Obtained sensitivities mean value over all 
characteristics equals to 1.8± 0.1 µA/aC. 
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Figure 3.31 Simulated  ,	-./.  for 
 = 0.1 V, D = 30 nm and E =0.5 μm, with back bias voltages 
1 varying from -3 to +3 V. 
If we consider arbitrarily that  =  −25 aC, the back gate has to be biased at 2 V to make 
the linear region of   ,	-./.  curve correspond to the front gate charge variations within 
the range −25 aC ± ∆. Simulated  ,	-./.  curves for 
 = 0.1 V, 
1 = 2 V, and E = 0.5 μm with varying channel length D from 20 to 40 nm are presented in Fig. 3.32. 
With decreasing channel length the curve slope increases. As a consequence the sensor 
sensitivity increases, which is coherent. At the same time the current levels increase with 
decreasing channel length. Increased sensitivity by decreasing the length also comes with a 
shrinking of the excursion window of  (sensitivity range  ± ∆). Extracted 
sensitivities at varying length are presented in Fig. 3.33 and are in the µA/aC range. Considering 
these values, the channel length can be relaxed to obtain a wider sensitivity range, lower current 
levels with still appreciable current change for the front gate charge variations. 
Considering the standby current level corresponding to the bottom edge of the slope (gas sensing 
configuration) and a device with D = 30 nm and E = 0.5 μm, biased at 
 = 0.1 V and 
1 =  2 V , and  =  −25 aC, the power consumption is estimated to be 1.23 µW (heating 
power is not taken into account). If the device is configured as an electrometer, the power 
consumption is estimated to be 6.43 µW. 




Figure 3.32 Simulated  ,	-./.  curves for 
 = 0.1 V, 
1 = 2 V, and E = 0.5 μm with varying the channel length D from 20 to 40 nm. 
 
Figure 3.33 Extracted sensitivities at varying channel length for 
 = 0.1 V, 
1 = 2 V, and E = 0.5 μm. 
To investigate the impact of the channel width the current  as a function of  has been 
simulated for 
 = 0.1 V, 
1 = 2 V, and D = 30 nm with channel width E varying from 100 
to 500 nm. Obtained  ,	-./.  are presented in Fig. 3.34. Extracted sensitivities are quasi 
constant, with a mean value equal to 1.8 ± 0.1 µA/aC. The sensitivity is not affected by varying 
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the channel width. However, with decreasing channel width the current decreases and the 
saturation of the curve is obtained faster which shrinks the excursion window of   (sensitivity 
range  ± ∆). The targeted current levels and excursion window have to be taken into 
consideration in the channel width tuning, but still the latter parameter seems to have the most 
important impact. 
 
Figure 3.34 Simulated  ,	-./.  curves for 
 = 0.1 V, 
1 = 2 V, and D = 30 GH with varying the channel length E from 100 to 500 nm. 
The impact of the operating temperature has been investigated. The sensor response at varying 
temperature has been simulated for 
 = 0.1 V, 
1 = 2 V, and channel parameters D =  30 nm, E = 0.5 μm, with varying temperature and obtained  ,	-./.  are presented 
in Fig. 3.35. With increasing temperature  ,	-./.  are very slightly shifted toward 
negative  with a negligible impact on curves slopes (sensitivities). 




Figure 3.35 Simulated  ,	-./.  curves for 
 = 0.1 V, 
1 = 2 V, and 
channel parameters D = 30 nm, E = 0.5 μm, with varying operating temperature. 
3.6 Conclusion 
Double gate–transistors are of great interest because they offer the possibility to incorporate two 
different gate electrodes without any need for an airgap structure. The introduced concept opens 
the door not only to gas sensors but also to biochemical sensing applications. 
DG-SETs are very attractive because of their small size and their hyper-sensitivity down to the 
single electric charge. For the studied DG-SET-based gas sensor, the functionalized gate 
capacitance ", as well as all the parasitic capacitances increase the island total capacitance at 
the expense of the operating temperature. All of them impact the DG-SET sensitivity since it 
depends on the functionalized gate lever " X⁄  and the ratio . 
Calculations have shown that that for each 6789 + an optimal top gate side length =, that 
maximizes the ratio , is found and is mainly equal to the island dimension. However, the top 
gate-to-island distance is the main impacting parameter on the transducer.  
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Therefore, a compromise has to be found for the top gate design. 6789 + has to be increased 
as low as possible to maximize the ratio and the top gate lever while keeping X small enough 
to allow the operation at room temperature. Lowering " and   will not impact the sensor a lot, 
since the DG-SET estimated sensitivity is sufficient for gas sensing applications. 
The impact of the top gate misalignment error was found critical because it dramatically 
increases the top gate parasitic capacitances. But with industrial lithography tools, the error can 
be kept low enough (10 nm) to obtain acceptable ratio  and not to degrade the sensitivity. The 
sensitivity calculation allows optimal sizing of the sensing material surface area, and estimation 
of sensitivity as output current per unit of concentration. 
Extracted sensitivity and power consumption for a DG-SET-based gas sensor with optimized 
top gate geometry parameters (see section 3.4.1) are 900 pC/aC and 86 pW respectively. 
FD-SOI MOSFETs are also very promising for implementation as a gas sensor. FD-SOI CMOS 
is a mature technology with almost ideal subthreshold slope especially with UTBB devices. The 
expected sensitivity of such device has been simulated and estimated values for the modelled 
device parameters are within few µA per aC of charge variation which is more than sufficient 
for sensing knowing the high signal-to-noise ratio of these types of transistor. The device 
channel width and length have to be tuned with regards to the desired sensitivity, sensitivity 
range (excursion window) and current levels (power consumption). Extracted sensitivity and 
power consumption for a FD-SOI MOSFET-based gas sensor with D = 30 nm and E =  0.5 μm, and biased at 
 = 0.1 V (see section 3.5.2) are 1.8 µC/aC and 1.23 µW 
respectively. 
Extracted sensitivities and power consumption values for both of the simulated DG-FET and 
DG-SET are summarized in table 3.8. From energy budget point of view, the DG-SET has about 
4 orders of magnitude lower power consumption that the DG-FET, thanks to the ultra-low 
current levels driving the SETs, inherent to the fundamental of their operation based on the 
transport of reduced number of electrons. However, from sensitivity point of view, the DG-FET 
(FD-SOI FET) was found 3 orders of magnitude more sensitive than the DG-SET thanks to the 
ideal sub-threshold slope. The DG-SET was disabled in term of sensitivity because of the top 
gate-to-island distance trade-off made to allow RT operation at the expense of the top gate-to-
island capacitance and ratio . The implementation of a top gate with pushing the sensitivity to 
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its maximum while having a RT operation is challenging because of the contribution of " and 
all the parasitic capacitances to the total effective island capacitance. 
The estimated DG-SET power consumption is unmatched in the state-of-the-art of FET gas 
sensor technology. However, the fabrication technology has to be optimized to achieve RT 
operated devices. 
Table 3.8 Comparison between simulated DG-SET and DG-FET in terms of 
sensitivity and power consumption. 
 FD-SOI FET DG-SET 
Sensitivity (µA/aC) 1.8 9 10-4 
Power consumption (µW) 1.23 8.6 10-5 
 
Catalytic MOSFETs and SG-FETs have power consumption (transducer only) typically ranging 
from few tens to 100 µW [15, 35, 55, 71, 73]. Estimated FD-SOI FET power consumption is 
one order of magnitude lower than the state of the art in FET-based gas sensor technology. The 
transducer power consumption, with FD-SOI FETs, is reduced at least one order of magnitude 
in comparison to typical catalytic MOSFETs and SG-FETs-based gas sensors. The estimated 
FD-SOI MOSFET-based gas sensor power consumption is for a device with a channel width of 
500 nm. It can be reduced by a factor of 5 if the channel width is reduced down to 100 nm 
(D E⁄ = 5). The FD-SOI FETs are very promising for integration as a gas sensor for both of 
sensitivity and transducer power consumption motivations. Moreover, the high sensitivity of 
such devices may lead to a reduction in the needed sensing material area. In consequence, the 
needed power for heating the sensing material is reduced. 
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CHAPTER 4 Top-gate functionalization 
4.1 Introduction 
Both forms of gas molecules adsorption on solids, chemisorption run by ionic bonds and 
physisorption run by Van der Waals interactions, induce modifications of surface charge and 
thus a change in surface potential (can also be seen as a material work function variation). The 
effect is stronger in case of chemisorption compared to physisorption, since a partial charge 
transfer occurs and adsorbates are in a charged state. This potential change induced by gas 
molecules adsorption or desorption, if capacitively coupled to a transistor channel, affects the 
channel conductance and yields a current variation. 
This has been achieved by making the inner surface of field-effect transistor (FET) gate 
accessible to gas species by either a permeable-to-hydrogen-atoms gate electrode made of 
catalytic metals, in so-called “Lundström” MOSFETs (catalytic MOSFETs) or by a suspended 
gate with a sensitive layer deposited on the outer surface, in suspended gate-FET (SG-FET)-
based gas sensors [12, 42] (see section 2.5). In both cases the induced potential shift acts as an 
artificial voltage which is added to potentially applied gate voltage (external voltage source) and 
affects the conductance of the transistor channel [12, 42]. 
Catalytic MOSFETs are usually operated at temperatures in the range of 100–200 °C [15], and 
limited to detection of H2 and hydrogen containing gases, such as ammonia, hydrogen sulphide, 
ethylene and ethanol [54, 56], since these molecules can be adsorbed and dissociated on the 
surface of catalytic metals. In contrast, SG-FET-based gas sensors have been demonstrated to 
detect a broad range of gases [12, 42] such as CO [45, 71], H2 [16, 24, 72, 73], thanks to 
flexibility in sensitive layer choice and integration, and operate at RT or slightly above. 
However, the integration of these sensors is complex mainly because of the necessity to 
implement a suspended gate electrode with the sensitive material deposited on the back side. 
The transistor channel width to length ratio has to be increased to overcome the poor 
transconductance due to the very low capacitance across the airgap [41, 42], which is a limitation 
towards high integration density. 
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As discussed in section 3.3, an alternative to these limitations is the use a double gate-FET (DG-
FET) as a transducer. The general concept is to incorporate a functionalized gate with a 
dedicated gas-sensitive material and a control gate. The control gate is biased in order to control 
the operation point of the transistor, while the functionalized gate is a floating gate electrode 
with a dedicated sensitive material deposited on top of it. Such a configuration of the 
functionalized gate allows a better transconductance which yields a larger current variation for 
functionalized gate potential variations when the transistor is biased to operate in the linear 
region of the transfer characteristics. This configuration is illustrated in Fig. 4.1 for a FD-SOI 
MOSFET where the functionalized gate is the front gate electrode covered with the sensing 
layer and left floating (no biasing), and the back gate plays the role of the control gate. Knowing 
the surface charge variation of the floating functionalized gate of a DG-FET or a DG-SET, the 
channel conductance variation can be estimated. 
 
Figure 4.1 Cross section schematic of a DG-FET-based gas sensor realized with an 
FD-SOI MOSFET showing the sensing pad connected directly to the front gate of 
the transistor. Adapted from [23]. 
Very recently, Han et al. reported a chemically gated FET gas sensor, based on a normally off 
FET with a floating SnO2 gate for NO and O2 sensing. The authors used a honeycomb like 
structured Si channel with a conformal 2D tin oxide film on top, as a floating gate electrode. 
The transistor channel is patterned as a honeycomb to increase the specific sensing surface of 
the overlying SnO2 layer [81]. Owing to their high surface to volume ratio, 2-D or 1-D 
nanostructured materials have been heavily used in gas sensing devices mainly as 
chemoresistors [50], as an effective way to increase the specific sensing surface. This allowed 
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enhancing the sensitivity and reducing the operating temperature, since the collected chemical 
signal is increased. 
In this chapter, a novel concept to increase the specific surface of the sensing layer, useful for 
implementation with FET-based sensors, is presented. We propose a gate electrode surface 
texturing process by the deposition of Multi Wall-Carbon Nano Tube (MW-CNT) networks 
using spray coating of CNTs suspension. 
A new technique to investigate gas sensitivity of materials based on measurement of material 
surface charge/potential variation induced by gas molecules adsorption is also presented. The 
technique gives the material surface charge. Surface charge measurement has been applied to 
investigate Pt sensitivity to hydrogen.  
Pt as a dense thin layer as well as in combination with MW-CNT networks has been used as a 
sensitive material for hydrogen sensing. The sensitivity of Pt layers deposited on bare metallic 
electrodes has been investigated with the surface charge measurement technique. Estimated Pt 
sensitivity to hydrogen was used for the sizing of a sensing pad suitable for implementation with 
either a DG-SET or a DF-FET. 
4.2 H2 sensing with Pt 
4.2.1 Pt interactions with hydrogen and oxygen 
A well-known property of hydrogen molecules is its ability to dissociate into H atoms at the 
contact of platinum surface. The single H atoms interacts quite strongly with the Pt surface 
leading to the process of dissociative chemisorption with typical binding energies ranging 
between 50 and ~150 kJ/mol [47]. 
However, two possible types of hydrogen adatom chemisorption on Pt surfaces have been 
observed distinguishable by their impact on Pt work function and conductivity called the r-type 
adsorption and s-type adsorption [82]. The former increases the work function and the 
resistance. While the latter decreases the work function and the resistance. Same observations 
have been obtained for Ni and Pd. 
The chemisorbed H adatom by r-type adsorption is slightly negatively polarized by 0.02 in units 
of elementary charge, hence the r-type adsorption increases the work function. The r-adatom 
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stands in an equilibrium right above a Pt ion at a distance evaluated at 1 Å outside the electronic 
surface [82]. 
The s-adatom is positively charged and always associated with a dipole moment of the order of 
0.06 D. The s-type adsorption is interstitial and standing in an equilibrium position 0.5 Å inside 
the electronic surface [82]. This form of adsorption, leading to a decrease in the work function 
has been reported as the mechanism behind the detection of hydrogen by catalytic MOSFETs 
as well as Pt SG-FETs [16, 24, 55, 83]. This means that the chemisorption of H atoms at the Pt 
surfaces or the Pt/SiO2 interface is an s-type adsorption in the temperature range of detection. 
These adatoms are strongly electropositive therefore their electrons are partially transferred to 
the Pt, i.e. the chemical binding between the hydrogen and platinum atoms is polarized due to 
the electronegativity difference and thus the electrons forming the bond are attracted more to 
the Pt atom. Hydrogen chemisorption on Pt gives rise to a decrease in Pt work function (potential 
shift) [12, 24, 84]. Similarly to hydrogen, oxygen molecules adsorb dissociatively on Pt surfaces 
in the form of single isolated atoms. Since the oxygen atoms are strongly electronegative, the 
partial electron transfer occurs from Pt to the oxygen adatoms. Oxygen chemisorption gives rise 
to an increase of Pt work function (potential shift) [12]. Hydrogen and oxygen adsorption on Pt, 
illustrated in Fig 4.2, have opposite effects. 
 
Figure 4.2 Schematic representation of hydrogen and oxygen molecules 
adsorption on Pt surfaces showing a partial charge transfer. a) H2 dissociative 
chemisorption on Pt surface showing a partial electron transfer. b) O2 dissociative 
chemisorption on Pt surface showing a partial electron withdrawing. 
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Another noteworthy property of adsorbed hydrogen atoms is their ability to be dissolved by Ti, 
V, Zr, Nb, Hf, Ta, and, “most notably, Pd” [47]. The H adatoms migrate through the topmost 
surface layer of catalytic metals such Pt and Pd, and accommodate in subsurface and bulk sites. 
4.2.2 Pt as a sensing layer for H2 
Pd has been shown highly sensitive to H2 and is widely used in catalytic MOSFET hydrogen 
sensors. However it has been shown that under high concentration of hydrogen, it exhibits blister 
formation and response degradation and long-term stability issues [24, 42]. Pd blistering is a 
result of lattice expansion and mechanical stresses induced by hydrogen molecules phase 
transition into an absorbed hydrogen atom taking place at the surface [85, 86]. 
Pt has a lower sensitivity to H2 than Pd [54, 85, 87], but it is stable and does not exhibit blister 
formation even at 10%  H2 gas at 150 °C [85]. 
Pt has a larger H2 sensitivity and shorter response and recovery times than Ir [24]. Schnargal et 
al. and Wilbertz et al. reported Pt response times (the time for reaching 90% of the steady state 
signal) to be below the 10 s at RT [16, 24]. 
The presence of humidity is reported shortening the recovery time of Pt but to decrease its 
response [24]. Platinum has been used to detect hydrogen in combination either with catalytic 
MOSFETs [15, 40, 54] or SG-FETS [16, 24, 72, 73]. With the latter, reliable sensitivity to 
hydrogen at temperatures down to RT have been demonstrated. For instance, Scharnagl et al. 
has reported a Pt SG-FET operated at 30 °C and 0% RH (relative humidity) [24], whom response 
signal to 0.1% H2 and dependence on concentration from 50 ppm to 2% are shown in Fig. 4.3. 
  




Figure 4.3 Pt-SG-FET sensitivity to H2 at 30 °C. a) Pt-SG-FET response signal 
to 0.1% H2 at 30 °C and 0% RH. b) H2 concentration dependence of the Pt-SG-FET 
response at 30 °C and 0% RH. Reproduced from [24]. 
Wilbertz et al. reported the integration of a Pd-catalytic MOSFET with a Pt-SG-FET on a single 
chip in CMOS technology [16]. A cross section schematic of the paired sensor system as well 
as response to varying H2 concentrations at 100 °C are shown in Fig. 4.4. The Pd Lundström 
FET sensitivity starts saturating at high hydrogen concentrations around 0.5% while the Pt-SG-
FET sensitivity stays linear up to 2% (the highest measured concentration reported by the 
authors), as can be seen in Fig 4.4.c. 
 
Figure 4.4 a) Response as a function of hydrogen concentration at 100 °C in 
synthetic air of the Pd Lundström-FET and the Pt-SG-FET. b) Cross section 
schematic of the combined Pd Lundström-FET/ Pt-SG-FET sensor system. c) Top 
view image of the sensor chip with the combined Pd Lundström-FET/ Pt-SG-FET 
devices. Reproduced from [16]. 
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Several authors reported a linear Pt response to the logarithm of the hydrogen gas concentration 
as either a SG-FET [12, 24] or a catalytic MOSFET [84, 88]. Some authors reported that Pt 
response to H2 starts to saturate for concentration above 2% [12, 24]. 
However, it has been observed that Pt exhibits unstable response to hydrogen for temperatures 
above about 60 °C [12, 72]. The Pt surface work function signal, under exposure to hydrogen, 
drifts strongly to its original baseline for temperatures above about 60 °C, as can be seen in Fig. 
4.5. It is also known that after the first exposure of Pt to hydrogen, a baseline drift is observed. 
Afterwards a stable baseline is observed [24]. A baseline drift is also observed when Pt is 
exposed to high H2 concentrations [16]. 
 
Figure 4.5 a) Pt surface work function change under exposure to 2% H2 in 
synthetic air at 30% RH and different temperatures. b) The drift behaviour of Pt 
work function in hydrogen containing air with 30% RH at 75 °C. Reproduced from 
[12]. 
4.3 Sensing electrode surface texturing with CNT networks 
Since their discovery in 1991, CNTs have found widespread interest either for their electrical or 
mechanical properties. These 1-D nanomaterial made up entirely of carbon is obtained by 
bending one or more sheets of single-atom-thick (called graphene sheets), into a cylindrical 
shape, as illustrated in Fig. 4.6. So they exist as single-walled nanotubes (SW-CNTs) or multi-
walled nanotubes (MW-CNTs). Depending on the chirality along the single carbon thick sheet, 
SW-CNTs may have metallic or semiconducting behaviour. In contrast, MW-CNTs are 
metallic. 




Figure 4.6 3D schematic representations of carbon nanomaterials. a) A sheet 
of graphene. Reproduced from [25]. b) A single-walled CNT. Reproduced from 
[26].  
CNT-FET-based gas sensors, where a single SW-CNT is contacted between two metallic 
electrodes, on a dielectric/Si substrate acting as a bottom gate, have been extensively studied 
(see section 2.6). However, fabrication techniques for single SW-CNT positioning as well 
variability in fabricated transistors are limitations towards sensors mass production. Recently, 
random SW-CNT networks, have been used as a transistor channel for gas sensing applications. 
By controlling the areal densities, a global semiconducting behaviour can be achieved. More 
details can be found in [60]. 
A CNT network can be regarded as a thin film of randomly distributed CNTs laid horizontally 
on the surface of the substrate. Deposition of CNT networks, also referred to as “CNT mats”, 
has been achieved by a solution based film coating techniques such as drop coating, ink jet 
printing and spray coating [60, 89, 90]. It allows to uniformly lay down the CNT dispersion on 
the substrate. A solution-based deposition is advantageous because it is low temperature 
process, allows the deposition on arbitrary substrates, does not need a high-vacuum system, 
which reduces costs significantly, and has a high deposition rate [91]. In this work, MW-CNT 
mats have been used for the electrode surface texturing concept. MW-CNT networks have 
served as a conducting electrode frame for functionalization.  
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4.3.1 Surface texturing using MW-CNTs concept 
The intuitive approach for functionalized gate implementation is to have a metallic pad with the 
sensing layer overlying as a dense film. An alternative approach is to use a surface texturing 
technique to increase the specific sensing surface. We propose a gate electrode pad surface 
texturing process by the deposition of Multi Wall-Carbon Nano Tube (MW-CNT) networks 
using spray coating of CNTs suspension. The sensing material is deposited on top of the MW 
CNTs porous film overlying on the metallic pad. We take advantage of the conducting behaviour 
and the high surface to volume ratio of the MW-CNTs. 
The texturing process starts with MW-CNT suspension preparation. Then, the suspension is 
sprayed over the metallic pad. Afterwards, the gas- sensitive material can be deposited. Pt has 
been evaporated on top of the textured metallic pad to yield a Pt covered MW-CNT porous film. 
In the following, the suspension preparation and developed spray coating process are detailed. 
Then, obtained textured sensing layers are presented. 
4.3.2 MW-CNTs dispersion 
CNTs are naturally grouped in bundles by Van der Waal forces. The most challenging issues to 
overcome by the dispersion process is to “break” these bundles to obtain a bundle free, and long-
term-stable CNT suspension. A good wettability of the metallic surface by the CNT solution is 
also preferred for spray coating purposes. 
NMP (1-methyl-2-pyrrolidinone) has been widely used and yields stable CNTs suspension even 
without a need of surfactants [92]. Water is a good polar solvent but it has a bad wettability of 
Au because of its hydrophobic behaviour. It also needs surfactants to yield stable and bundle 
free CNT suspensions. Methanol is the most polar over the commonly used organic solvents 
such as isopropanol, ethanol, acetone. It also exhibits good miscibility with water and wettability 
of Au. Both of methanol:H2O and NMP have been investigated for CNT suspension preparation 
using commercially available pristine MW-CNT powder from Cheap Tubes Inc.. Properties of 
the MW-CNT powder are summarized in table 4.1. 
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Table 4.1 Properties of commercially available CNTs used in suspension 
preparations. 
Property Value 
CNT type Pristine Multiwalled-CNTs 
CNT length (µm) 0.5-2 
CNT diameter (nm) 13–18 
Purity (%) ≥99 
 
In a first step, MW-CNT powder with a very precise weight is added to the solvent (or solvent 
with surfactants) in a falcon tube (see Fig. 4.7.a). In a second step, the solution is sonicated using 
a sonicator probe for 5 min. The falcon tube is placed into a water bath with ice cubes to allow 
cooling during sonicating (see Fig. 4.7.b). A homogenous dark solution is obtained (see Fig. 
4.7.c). 
Methanol and methanol:H2O, with SDS surfactants, yielded unstable suspension over time and 
the CNTs quickly agglomerate and sediment inside the falcon tube. Stable suspension has been 
obtained only for methanol:H2O ratio of 1:1 with SDS and at concentration as low as 0.006 
mg/ml, which is not convenient for the deposition because a more CNT-loaded solution is 
desired. However, with NMP, a stable suspension has been achieved for concentration below 
0.05 mg/ml without the need of dispersion aids. For these reasons, this dispersion solution has 
been considered for the following CNTs deposition by spray coating because it avoids the need 
of rinsing off the surfactant and further cleaning process after coating. 
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Figure 4.7 CNT dispersion process. a) CNT powder is added to the solvent in 
a falcon tube. b) The dispersion is sonicated using a sonicator probe. Inset: a close 
up of the sonicator probe into the CNT solution c) A homogenous suspension is 
obtained after sonicating. 
4.3.3 MW-CNT Spray coating process 
The MW-CNT suspension (described above) has been sprayed over the samples using a spray 
coating system (Prism BT from Ultrasonic Systems, Inc), shown in Fig. 4.8.a. The spray coating 
systems uses an ultrasonic spray head, show in Fig. 4.8.b, composed of an ultrasonic generator, 
a spray-forming tip, a liquid delivery system and air directors. The solution is applied directly 
to the spray forming tip which atomizes the liquid by ultrasonic energy. The Formed spray is 
shaped and directed down to the substrate with low pressure air directors. The ultrasonically–
produced spray can be expanded to a wide rectangular pattern by the air directors system. The 
spray head has an X-Y-Z motion and positioning system that allows to create dots, single lines, 
lines or serpentine lines coating patterns. The liquid delivery flow rate is controlled by a pump. 
The substrate can be heated to a set-point temperature during coating. A visualization of the 
coating process is illustrated in Fig. 4.8.c. Coating “recipes” can be fully programmed via a 
graphic interface. Main spray coating process parameters are listed in table 4.2. 
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Table 4.2 Main spray coating process parameters. 
Parameter Description 
Coating type Type of the coating pattern:  dot; lines; area to fill with lines distanced by a 
specified pitch; area to fill with serpentine lines distanced by a specified 
pitch 
Substrate temperature Hotplate temperature on top of which the substrate is placed. 
Flow rate (ml/s) Flow rate of liquid coating material delivery to the spray head 
Speed (mm/s) The running speed of the spray head while coating 
Height (mm) The height in millimetres of the spray head above 
the substrate while coating 
Pressure (psi) Pressure of the N2 steam used to direct down the spray against the substrate 
Number of iterations Number of times  the coating pattern is subsequently repeated 
 
 
Figure 4.8 Spray coating system. a) A photograph of the model Prism BT spray 
coating system from Ultrasonic Systems, Inc [27]. b) 3D schematic of the ultrasonic 
spray head [27]. c) 3D schematic of the spray coating process. 
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In the following, substrates are 1x1 cm2 sized Si/SiO2 with a top 5 nm/50 nm-thick bi-layer of 
Cr/Au deposited by e-beam evaporation. For spray coating process development, CNT 
suspensions prepared with pristine MW-CNTs (with properties listed in table 4.1) and NMP 
(without use of any surfactant) have been used.  
Spray coating is carried out while the substrate is heated to allow evaporation of the solvent. 
The wettability of the substrate by the solvent, thermal flow current in the liquid droplets 
deposited on the substrate have been one of the main hindrances to coating process development. 
Both cause what it is known as the “coffee-ring effect” [90, 93]. It has been observed that, for 
low temperature deposition, the sprayed CNT-loaded liquid forms droplets on the substrate 
surface. The CNTs initially dispersed over the entire drop, after evaporation become 
concentrated into a tiny circumference liner, as can be seen in Fig. 4.9.a and 4.9.b. In 
consequence coating uniformity over the whole surface is hard to achieve. This effect is shown, 
in Fig. 4.9, for spraying a 0.07 mg/ml-concentrated MW-CNT dispersion in NMP at 40 mm/s 
speed, 0.2 ml/min flow rate and alternated perpendicular lines coating pattern repeated 
subsequently 16 times. If the liquid deposition rate is relatively high as a result of high flow rate 
(≥0.5 ml/min) and/or low speed (≤ 40 mm/s), combined with low temperature, deposited 
droplets merge together and form larger droplets. Evaporation of these droplets leads to the same 
non-homogenous CNT mats due to the “coffee-ring effect”, as can be seen in Fig. 4.10. In 
consequence higher temperature and lower flow rate and higher speed are preferable to 
overcome this issue. 




Figure 4.9 The “coffee-ring effect”. a) SEM image of MW-CNTs coating on a 
5 nm/50 nm-thick Cr/Au bilayer showing the concentrated CNTs in ring-shaped 
regions highlighted in yellow. b) A close-up of the “coffee-ring effect”. c) A close-
up of the region inside the “ring”. Inset: a close-up of the deposited MW-CNT 
networks. d) A close-up of the region outside the “ring” showing the lack of CNT-
network deposition (see text for coating details). 
 
Figure 4.10 SEM image of CNT deposition by a single line pattern spray coating 
of a 0.1 mg/ml-concentrated MW-CNT dispersion in NMP at 40 mm/s of speed, 0.5 
ml/min of flow rate and temperature of 70 °C. 
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The “coffee-ring effect” can be suppressed by increasing the coating temperature over the 
boiling point of the NMP (202 °C). The solvent is instantly evaporated at the contact with the 
substrate surface without forming large droplets. A uniform CNT deposition over the whole 
substrate surface can then be achieved. Fig. 4.11 shows a comparison between two CNT 
coatings at 150 and 230 °C. At a coating temperature of 230 °C the “coffee-ring effect” is 
strongly reduced yielding a uniform distribution of deposited CNTs over the sample surface, as 
can be seen in Fig. 4.11.b. 
 
Figure 4.11 SEM images of CNT deposition by alternated perpendicular lines 
coating pattern repeated subsequently 20 times using a 0.05 mg/ml-concentrated 
MW-CNT dispersion in NMP at 40 mm/s of speed, 0.25 ml/min of flow rate and 
temperature of (a) 150 °C and (b) 230 °C. 
It is desirable to obtain a homogenous CNT networks layer over large surface with full-surface 
coverage and controlled thickness. To address the global uniformity of CNT deposition, coating 
parameters have been optimized and set at the listed values in table 4.3. Coating type and 
temperature have been found as main parameters impacting the coating uniformity over the 
entire substrate surface. 
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Table 4.3 Optimized CNT spray coating process parameters. 
Parameter Optimized value 
Coating type Area filled with serpentine lines 
distanced by a 1 mm pitch 
Substrate temperature (°C) 220 
Flow rate (ml/s) 0.25 
Speed (mm/s) 80 
Height (mm) 65 
Pressure (psi) 25 
CNT suspension concentration (mg/ml) 0.05 
 
Spraying of a CNT dispersion allows randomly deposition of CNT. For a full-surface coverage, 
multiple coating patterns have to be carried out subsequently. The CNT mats thickness can be 
tuned by varying the number of subsequently repeated coating pattern (number of iteration). 
Five different coatings have been carried out at the optimized parameters (listed in table 4.3) for 
different iteration number 10, 20, 50, 150 and 300 times. Obtained CNT layers morphology was 
studied using SEM and AFM observations.  
A globally uniform distribution of deposited CNT over the entire substrate surface has been 
achieved at the optimized coating parameters over the five different number of iterations, as can 
be seen in Fig. 4.12. However, SEM and AFM observations have shown that a fully covered 
substrate surface is achieved only for coatings at 50 iterations or above, as can be seen in Fig. 
4.13. Spray coatings at 50, 150 and 300 iterations yielded globally uniform and homogenous 
porous MW-CNTs layers (see Fig. 4.13.c, 4.13.d and 4.13.e). Obtained layer porosity is very 
relevant to gas sensing (see Fig. 4.14 and 4.15). 
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Figure 4.12 SEM images of MW-CNT networks layers obtained by spray 
coating at the optimized parameters for a) 10, b) 20, c) 50, d) 150 and 300 iterations, 
showing uniform distribution of CNT deposition. 
 
Figure 4.13 SEM images of MW-CNT networks layers obtained by spray 
coating at the optimized parameters for a) 10, b) 20, c) 50, d) 150 and 300 iterations, 
showing surface coverage. 




Figure 4.14 SEM image of porous CNT networks layer  obtained by spray 
coating at the optimized parameters for 150 iterations. Inset: a close up of the CNT 
mat showing CNTs overlapped yielding a porous layer. 
 
Figure 4.15 Topography scan of a porous CNT layer obtained by spray coating  
for 300 iterations. 
CNT layer thicknesses have been determined from profilometer traces over samples coated with 
masked substrate regions, as illustrated in Fig. 4.16. The thickness mean value over 5 samples 
of each coating batch is given in table. 4.4. CNT networks layer thickness can be increased with 
increasing the number of iterations. The thickness dependence on the number of iterations is not 
linear. For the first iterations, the material is deposited on a bare surface or a thin porous CNT 
layer, thus the deposited layer grows faster as a function of the number of iterations. Further 
than 150 iterations, the CNT layer seems to grow slowly, because the material is deposited on 
top of the already grown porous layer, and the CNTs are more likely to be incorporated in the 
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layer porosity. The thickness standard deviations estimated over the 5 samples of each sample 
batch is within 10%. This means that the coating process is reproducible. 
We have been able to achieve globally uniform and porous CNT networks layers on large 
surfaces, making the CNT spray coating process suitable for large area applications and mass 
production. CNT deposition with a substrate temperature above the boiling point of the solvent 
allowed circumvent of all the issues related to substrate wettability by the dispersing media as 
well as the “coffee-ring effect”. Moreover, the low process temperature below CMOS 
technology thermal budget makes it of great interest for integration with CMOS in term of 
compatibility. 
 
Figure 4.16 a) Schematic illustration of profilometer line trace of the step 
obtained by spray coating a sample with a masked region, offering a reliable 
estimation of the CNT layer thickness. b) Profilometer trace of the step of a sample 
from batch E (coating at 300 iterations). Levelling is done on the Au trace. 
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Table 4.4 Characteristics of MW-CNT networks layers obtained at the 
optimized spray coating parameters for different number of iterations. 
Coating batch # of iterations Surface coverage CNT layer 
thickness mean 
value (nm) 
A 10 partial - 
B 20 partial - 
C 50 Full 135 ± 11 
D 150 Full 529 ± 50 
E 300 Full 664 ± 41 
 
4.3.4 Pt-coated MW-CNT networks 
50 nm and 5 nm –thick  Pt layers have been evaporated on CNT layers of coating batches A, B, 
C, D and E. SEM observations have shown that Pt evaporation yielded  conformal coatings on 
the nanotubes, as can be seen in Fig. 4.17. Pt exhibited good wettability over the CNTs which 
plays in favour of good contact resistance between Pt and the MW-CNTs, thanks to enhanced 
contact area. 
The evaporation of 5 nm-thick Pt layer yielded almost fully Pt-coated CNTs, as can be seen in 
Fig. 4.18.b. In both evaporated Pt thicknesses, the CNT layers porosity has been preserved (see 
Fig. 4.18). 
Chapter 4 117 
 
 
Figure 4.17 SEM images of MW-CNT networks layers obtained by spray 
coating at the optimized parameters for a) 10, b) 20, c) 50, d) 150 and 300 iterations, 
after 50 nm-thick Pt layer evaporation, showing conformal coating of the nanotubes. 
 
Figure 4.18 SEM images of MW-CNT networks layers obtained by spray 
coating at the optimized parameters for 150 iterations, after (a) 50 nm and (b) 5 nm 
-thick Pt layer evaporation showing the good wettability of the MW-CNTs by Pt. 
4.4 Material sensitivity characterization 
4.4.1 Kelvin probe technique 
Kelvin probe (KP) has been the preferred technique for the investigation of sensing material 
deployed in FET-based gas sensors. Material sensitivity is given in term of work function 
variation induced by gas species adsorption. The work function is the energy difference between 
the vacuum level and the Fermi level [94] and can be seen as the least amount of energy needed 
to withdraw an electron from a material surface atom to the vacuum level. KP belongs to 
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scanning probe microscopy techniques. It gives the work function difference between the 
scanning probe tip and the sample. It consists of a non-contact, non-destructive vibrating 
capacitor used to measure the work function via equilibrium and not via extracting electrons. 
The Kelvin probe measurement principle is described in Appendix C. 
The tip has to be made of a material with very well-known absolute work function value so the 
work function of the sample can be deduced. Usually the tip is gold made. KP measurements 
are very reliable under vacuum conditions. In sensing material investigations, the objective is 
not to obtain the absolute work function value but the variation of this quantity under presence 
of target gas concentration. 
From a technical point of view, KP for sensing material characterization is challenging because 
the gas chamber has to be large enough to hold not only the sample but also the whole probe. 
Controlling gas diffusion homogeneity and turbulence is more challenging to control in larger 
gas chamber. In addition, the work function of the reference material (tip material) may be 
sensitive to the target gas and contribute to the obtained signal (CPD). This could be a source 
of error. One needs a reference probe which is not affected by the target. Ostrick et al. [31] use 
a gold grid in KP measurements for work function variations of a sensing layer as response to 
NH3. The authors made reference measurements to compensate the gold reaction. Reference 
measurements were made using Si3N4 film as a reference sample. 
4.4.2 Surface charge measurement technique 
We propose a new technique to investigate material sensitivity, based on measurement of 
material surface charge variation (surface potential variation) induced by adsorption of gas 
molecules. The charge measurement is carried out with an electrometer with feedback amplifier 
configuration, in Coulombs mode (see Appendix B). 
4.4.2.a Surface charge measurement principle 
Charge measurement is carried out with an electrometer with feedback amplifier configuration, 
in Coulombs mode. The sensitive layer (metallic or semiconducting) is deposited on top of a 
metal electrode that is connected to the electrometer high input. The low input is connected to 
the substrate backside. An electrometer in Coulombs mode is equivalent to two capacitors in 
parallel: (i) an input capacitance IJ of 10 pF, and (ii) an amplifier input capacitance of = × , 
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where  is the electrometer reference feedback capacitance (capacitor which provides the 
feedback path around the operational amplifier) of 1000 pF and = is the open loop gain of the 
operation amplifier. The surface charge measurement configuration and equivalent circuit 
diagram of the electrometer in Coulombs mode is depicted in Fig. 4.20. Since A is large enough 
(= = 55 × 10º), = ×  dominates all other capacitances  and IJ, and the charge to be 
measured is completely transferred the coulombmeter input capacitor = × . The electrometer 
with feedback amplifier configuration allows charge measurements independent of the source 
capacitance . 
 
Figure 4.20 Schematic representation of surface charge measurement 
configuration and equivalent circuit diagram of the electrometer with feedback 
amplifier in Coulombs mode. IJ,  and  are respectively the input capacitance, 
the source capacitance and the electrometer reference feedback capacitance. = is the 
open loop gain of the electrometer operation amplifier. 
The method can be applied to conducting materials. Neglecting the source and electrometer 
input capacitance, the equivalent system is depicted in Fig. 4.21 for hydrogen and oxygen 
detection with Pt as well as for CO detection with SnO2. Charges at the both sides of the 
electrometer capacitance, are illustrated in green or red when they appear or disappear 
respectively, as a result of a single adsorption event. In both cases of hydrogen sensing with Pt 
and CO sensing with SnO2, a detection event yields a negative charge transfer to the material, 
which translates into a negative variation in the electrometer charge reading, as illustrated in 
Fig. 4.21.e, which is equal but opposite in the sign to the surface charge variation. In contrast, 
the detection of oxygen by Pt yields a negative charge transfer from the material, which induces 
a positive change in the electrometer charge reading, as illustrated in Fig. 4.21.d. 




Figure 4.21 Schematic of equivalent system of a sensing layer connected to an 
electrometer (with feedback amplifier) in Coulombs mode in surface charge 
measurement configuration illustrated for a) H2 detection with Pt, b) CO detection 
with SnO2, c) and oxygen detection with Pt, and yielded charge reading change 
shown in d) and e). Charges in green or red are meant to respectively appear or 
disappear as a result of the detection event. 
4.4.2.b Experimental set-up and measurement conditions 
An experimental set-up, show in Fig. 4.22, has been built to carry out surface charge 
measurement. Gas sensing characterizations were carried out inside a metallic gas chamber with 
controlled atmosphere. The gas chamber, shown in Fig. 4.23, is made of aluminium and has a 
volume of about 160 ml. It has 4 electrical feedthroughs and gas inlet and outlet placed 
respectively at the bottom and top of the chamber. Three of the electrical feedthroughs are 
equipped with a 3-lug female triax bulkhead connectors (Keithley model CS-630 connector) for 
connection with measurement instruments. The other electrical feedthrough allows the heater 
DC voltage supply. The chamber has been designed that no turbulence is generated at a flow 
rate up to 1 L/min. The experimental set-up is described in Appendix B. 
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Figure 4.22 Schematic representation of the experimental set-up used in surface 
charge measurements. 
The samples were wirebonded to a chip carrier with a flexible heater underneath of it (see Fig. 
4.23.b and 4.23.c). The ensemble of sample, heater, chip carrier and socket is mounted on a 
“homemade” metallic holder and placed inside the metallic gas chamber with the sample facing 
the gas inlet, as shown in Fig. 4.23.a. Measurements were carried out at a total flow rate of 1 
L/min. An Omega model KHLV-0502⁄10 heater has been used to heat the sample. The 
Polyimide film insulated heater is rated up to 200 °C with excellent out-gazing properties and 
has a thickness of 2.54 mm. The flexible heater was wrapped in an aluminium foil. 
 
Figure 4.23 A view of the gas chamber and the sample holder. a)  Photograph 
of the metallic chamber with the sample placed inside. b) Bottom view photograph 
of a sample wirebonded to a chip carrier and mounted on the sample holder with the 
flexible heater. c) Top view photograph of a sample mounted on a chip holder with 
the flexible heater. 
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Measurements were carried out with common and the chassis-ground of the electrometer 
connected (brought to the same potential by installing the ground link between the common and 
Chassis-ground binding posts). The metallic chamber was connected to electrometer chassis-
ground to act as a metal noise shield. The Keithley model 6514 was operated at an integration 
time of 16.64 ms. At this reading rate the noise reading is at its minimum level, as suggested by 
the instrument manufacturer. Charge measurement was sampled at sampling period of 1s, which 
is enough low compared to time constant of response signals. 
4.4.2.c Sample design and fabrication process 
Fig. 4.24.a and 4.24.b illustrate respectively a top-view and a cross-section structure of a typical 
sample used in gas-sensitive material characterization using surface charge measurement 
technique. The fabrication process is based on two UV lithography steps (UV#1 and UV#2) 
followed by material deposition and a lift-off process. The second lithography is aligned on 
marks patterned by the first one. Two photomasks (mask UV#1 and mask UV#2) have been 
designed so that processing of a 4 inch wafer yields 4 samples. The UV lithography layout 
(UV#1 and UV#2) is shown in Fig. 4.25. 
 
Figure 4.24 Sample design used in gas-sensitive material characterization using 
surface charge measurement technique. a) Top view and b) cross-section schematic 
representation of sample structure. 
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Starting substrates are boron doped Si wafer (6 Ω.cm) with 150 nm-thick layer of thermally 
grown SiO2. Prior to processing, substrates are ultrasonicated in acetone for 5 min, then dipped 
in isopropanol for 5 min, and rinsed with deionized water, to remove organic and inorganic 
contaminants. The wet cleaning step is followed by exposure to a capacitively coupled O2 
plasma produced by 150 W radio frequency (RF) power at 300 mTorr for 5 min in a barrel 
etcher. 
 
Figure 4.25 UV lithography layout of a cell. Right: a close-up of an alignment 
mark. 
Fig. 4.26 shows an overview of the fabrication process flow of samples without CNT surface 
texturing. In a first step, a bilayer resist of LOR3A/S1805 was spun onto the sample. Both resists 
were spun at 5000 rpm for 5 min. S1805, a positive UV resist, is baked at 115 °C for 60 s. 
LOR3A, a lift-off resist, is baked at 150 °C for 5 min. The S1805 resist is exposed using the 
mask UV#1 to pattern the two metallic pads. After puddle resist development in AZ MIF319 (2 
x 30 s), samples are exposed to capacitively coupled O2 plasma at 100W and 300mTorr for 60 s 
in a barrel etcher, to remove residual resist waste. 
Then, the two metallic electrodes are formed by e-beam evaporation of a 5 nm-thick Ti layer 
followed by a lift-off process. At this step the wafer could be diced into 4 different 1x1 cm2 
samples, which could be processed individually.  
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In a second step, UV lithography aligned on marks (see Fig. 4.26) patterned during first UV 
lithography is carried out to define the area of sensitive material. The sensing layer is deposited 
by either e-beam evaporation or sputtering, followed by a lift-off process. A bilayer resist 
LOR/S1805 is used for sensitive material patterning. Resist spinning, baking and development 
are the same as in the first step. A post-development O2 plasma process was carried out as 
described above. Only the lift-off resist layer thickness has to be tuned with respect to desired 
material layer thickness. It should exceed 3 times the thickness of the material to be deposited 
for reliable lift-off. Table 4.5, gives an overview of the lift-off resist deposition process and 
yielded thickness (data given by the resist supplier). The sensitive material is deposited only on 
top of only one over the two patterned Ti electrodes. The second bare Au electrode serves as a 
reference to check the Au electrode to the target gas. The formed sensitive material layer has a 
surface area about 13 mm2 (see Fig. 4.25). Ti electrodes are wire-bonded to a chip carrier. 
Samples with 50 nm-thick Pt layer as a sensing layer, deposited by e-beam evaporation at a rate 
of 0.5nm/s, have been fabricated for H2 sensing. 













LOR3A 5000 30 150 5 250 
LOR5A 5000 30 150 5 400 
LOR5A 3000 30 150 5 550 
 
 
Figure 4.26 Schematic of sample fabrication process flow. 
Chapter 4 125 
 
Fabrication process flow of samples with CNT surface texturing, similar to the process 
described above, is shown in Fig. 4.27. Just after forming the two metallic electrodes, a blanket 
MW-CNT layer is deposited by spray coating over the whole sample surface followed by a wet 
cleaning process, as detailed in section 4.6.3. A subsequent UV lithography (UV2) is carried 
out using a negative resist and mask UV#2 to define the CNT mat area. AZ NLOF 2020, a 
negative resist, is spun onto the sample at 3000 rpm for 5 min, thermally cured on a hotplate at 
110 °C for 60 s to yield a 2 µm-thick resist layer. The resist is exposed and a post exposure bake 
is carried out at the same conditions as the soft bake. Afterwards, the resist is developed by 
puddling AZ MIF319 developer 3 times for 30s. 
In the next step, the exposed CNT networks layer is etched down by reactive ion etching process 
(RIE) using only oxygen in a RF powered CCP (capacitively coupled plasma) system. A CNT 
plasma etching process has been developed and optimized. Optimized parameters and obtained 
etch rate are summarized in table 4.6. The etching duration has to be tuned with respect to the 
CNT mat layer thickness. Through the resist stripping, exposure to the O2 plasma is avoided as 
well as the sonication due to the fragility of the CNT networks. 
Table 4.6 Optimized CNT networks layer CCP etching process and 
corresponding etch rate.  
Parameter Value 
Gas O2 
Pressure (mTorr) 300 
Power (W) 100 
Etch rate (nm/min) 70 ± 7 
 
In the last step, a Pt layer is deposited on top of the already patterned CNT mat by an aligned 
UV lithography (UV#3) and lift-off process. UV#3 is carried out using mask UV#2 and a bilayer 
resist LOR5A/S1805. Resist spinning, baking and development are the same as described above. 
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In contrast, no exposure to O2 plasma is carried out after resist development. The CNT mat is 
Pt-coated by evaporation of a 50 nm-thick layer with a deposition rate of 0.5 nm/s. 
 
Figure 4.27 Schematic of CNT-textured sample fabrication process flow. 
4.5 Platinum sensitivity to H2 
Platinum sensitivity to hydrogen diluted in synthetic air (80% N2 and 20% O2) has been 
investigated by the surface charge measurement technique. For this purpose, samples with 
50 nm-thick Pt layer as a sensing layer, deposited by e-beam evaporation at a rate of 0.5 nm/s, 
on a 5 nm-thick Ti layer have been fabricated and wirebonded to the chip carrier with Al wires. 
In the following, experimental data are mean values of Pt response over 5 subsequent repeated 
measurements. Mean values and standard deviations, represented by bar errors, have been 
estimated by statistical analysis over the 5 repeated measurements. 
During each recording measurement, the sample is first soaked in background gas flow for 
1000 s, to acquire the baseline signal 1Z, before injecting H2 at the desired concentration 
during 1000 s to acquire the response signal after reaching the steady state 98. Then, H2 
feeding is switched off and the sample is again under background gas flow for 1000 s. The 
charge reading variation ∆Z+8T+ is the difference between the two acquired values: 
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 ∆Z+8T+ = 98 − 1Z (4.1) 
First, the sensitivity of bare Ti pad to H2 has been checked. The Ti pad exhibited no response to 
the hydrogen injection over the temperature range RT-190 °C. This means that neither the Ti 
layer nor the wiring system inside the gas chamber is responding to hydrogen and thus not 
contributing to the measured signals. 
The Pt response to the oxygen injection in pure N2 has been investigated over the temperature 
range RT-190 °C and is shown in Fig 4.28. A typical response of Pt to the injection of 20% 
oxygen in pure N2 at 130 °C is shown in Fig. 4.29. In the presence of O2 the electrometer charge 
reading exhibited a positive variation as a response to the O2 injection over the whole 
investigated temperature range, which in agreement with the theory (as described in section 
4.2.1). 
 
Figure 4.28 Pt layer charge variation response at varying temperature from 80 
to 190 °C to oxygen concentration of 20% in pure nitrogen. 




Figure 4.29 Time response of platinum layer to the injection of 20% O2 in pure 
N2 at 130 °C. 
The Pt response to 4% H2 in synthetic air (80% N2 and 20% O2) has been investigated over the 
temperature range of RT to 190 °C. Experimental data are given in table 4.7. Two different types 
of Pt response (in term of the electrometer charge reading) have been observed: a positive 
variation for operating temperature above 80 °C (see Fig. 4.30) and a negative variation below 
this temperature (see Fig. 4.31) have been observed. Pt charge variation dependence on H2 
concentration has been studied for both regimes. Charge measurements were carried out for 
different concentrations ranging from 0.5 to 5% and from 0.5 to 4% at temperatures of 60 and 
130 °C respectively.  
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Table 4.7 Pt response to the 4% H2 injection in synthetic air for various 
operating temperatures in term of the electrometer charge reading. 
Temperature (°C) ∆» (C) Standard deviation (C) 
50 -11.84 10–12 0.2 10–12 
60 -14.5 10–12 1.8 10–12 
80 +31.7 10–12 1.4 10–12 
110 +2.25 10-9 0.122 10-9 
130 +4.916 10-9 0.183 10-9 
150 +8.84 10-9 0.176 10-9 
190 +23.363 10-9 0.880 10-9 
 
 
Figure 4.30 Time response of a platinum layer to the injection of 0.5% H2 in 
synthetic air at 130 °C. 




Figure 4.31 Time response of platinum layer to the injection of 4% H2 in 
synthetic air at 60 °C. 
Data for temperature below 80 °C is in agreement with the theory: the hydrogen atoms 
adsorption gives rise to a positive variation in surface charge and hence a decrease in Pt work 
function (a decrease in the Pt potential) [12, 24, 87], which translates into a negative variation 
in the electrometer charge reading, as explained in section 4.2.2.b. Induced charge reading 
variations ∆ at varying hydrogen concentration at 60 °C are presented in Fig. 4.32. 
A good linear material response to the logarithm of H2 concentration from 0.5 to 3% has been 
obtained with a sensitivity of -13.4 pC/decade. The same observation has been reported in 
literature [12, 24, 84, 88]. As can be seen in Fig. 4.32.a with increasing H2 concentration above 
3% |∆ | decreases exhibiting a tendency toward saturation. The sensitivity of the sensing layer 
per surface area is estimated to be equal to -0.8 pC/decade per mm2. The time response at this 
temperature is within 5s. 
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Figure 4.32 Hydrogen concentration dependence of platinum layer response in 
term of charge reading variation at 60 °C in the linear (a) and semi-logarithmic scale 
(b). 
The induced charge reading variation - and thus surface charge variation- can be described by 
the following model. 
It is assumed that the density of adsorbed hydrogen is proportional to the hydrogen partial 
pressure (It means that the heat of adsorption is considered constant and independent of the 
surface coverage rate). The equation describing the hydrogen chemisorption at the surface of Pt 
can be written as: 
 _$ ⇌ 2 _ (4.2) 
In presence of oxygen, we assume that adsorbed hydrogen and oxygen atoms may react and 
form H2O. This interaction is given by the following equations: 
 ½$ +  2 _ ¾→ 2 ½_ (4.3) 
 ½_  +   _ O→ _$½ (4.4) 
where index gas refers to gas phase species and a to atomic adsorbed species; U and U 
stand for respectively adsorption reaction and desorption reaction constants of hydrogen 
chemisorption on platinum (Eq. 4.2). C1 and C2 denote reaction constants of Eq. 4.3 and 4.4 
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respectively. Back reactions of Eq. 4.3 and 4.4 are neglected owing to the large enthalpy of 
forward reactions. 
Possible other reactions that can take place at the Pt surface between nitrogen and adsorbed 
hydrogen adatom can be described by the following equations: 
  $ +  2 _ ¡¾¿À 2 _ (4.5) 
 2 _  +  _ ¡O¿À  _$ (4.6) 
  _$  +   _ ¡Á¿À  _3 (4.7) 
where all back reactions of Eq. 4.5, 4.6 and 4.7 have been neglected;. U2, U$ and U3 denote 
reaction constants of respectively Eq. 4.5, 4.6 and 4.7. 
The surface coverage rate } is defined as the ratio of adsorbed hydrogen concentration [_]  by 
the total density (concentration) of available surface sites for chemisorption, occupied or 
unoccupied, [St]: 
 } = [_][k+]  (4.8) 
Similarly , n  and ~  denote surface fractional coverage of OHa, NHa and NH2a respectively, 
assuming the number of adsorption sites to be the same. Using equation of H2 chemisorption 
and coverage rate definition, the rate equation for H2 chemisorption will be: 
 
[}[d = U MNO  o1 − }s$ − U }$ − 2 MyO  }$ o1 − vs$ − $ } v−  U2 MJO  }$o1 − ns$ − U$  } n$ o1 − ~s − U3 } ~ 
(4.9) 
 
[v[d = 2 MyO  }$ o1 − vs$ − $ } v (4.10) 
 
[n[d = U2 MJO  }$ o1 − ns$ − U$ } n$ o1 − ~s (4.11) 
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[~[d = U$ } n$ o1 − ~s − U3 } ~ (4.12) 
where MNO , MyO and MJOare partial pressure of hydrogen, oxygen and nitrogen. Factors like o1 − }s$ and }$ arise from the fact that two adsorption sites are involved in adsorption-
desorption reaction of Eq 4.2. At equilibrium (steady state) + = 0, Â+ = 0, Ã+ = 0 and Ä+ = 0 and assuming that v ≪ 1 and n ≪ 1, the steady-state coverage rate is given by: 
 
}1 − } = o U MNO2 2 MyO +  3 U2  MJO +  U s2/$ (4.13) 
The charge variation ∆Q is assumed to be proportional to coverage rate Θ. Assuming that } =1, where all adsorption sites are occupied, corresponds to the maximum variation in charge of 
Pt and using Eq. 4.13 we have: 
 
1∆ = 1∆T\  o2 2 MyO + 3 U2  MJO +  U  U  MNO s2/$ +  1∆T\ (4.14) 
where
 
ΔT\ stands for maximum charge variation due to chemisorption of hydrogen on all 
adsorption sites. Equation (9) implies that 1 ∆¤  is proportional to oMNOsP2/$. A plot of 1 ∆¤  
versus oMNOsP2/$ at 60 °C is presented in Fig. 4.33. 
From the intercept of a linear fit of experimental data corresponding to the saturation region 
(data for H2 concentration of 3–5%) of 1 ∆¤  versus oMNOsP2/$ plot ∆T\ could be estimated. 
We obtained ∆T\ = −16.7 pC. 




Figure 4.33 Plot of 1 ∆ ⁄  versus MNO P2/$ at 60 °C. 
The platinum response to H2 in synthetic air for temperature above 80 °C surprisingly exhibited 
a positive variation in charge reading and hence an increase in the work function (increase in 
the potential). It is known that for temperature above 100 °C, adsorbed hydrogen atoms at the 
outer surface diffuse rapidly through the Pt film due to the high solubility and diffusivity of 
hydrogen in catalytic metals [14, 35, 52, 55, 87]. For this reason catalytic MOSFETs are 
generally operated in relatively high temperature range of 100–200 °C [35]. It is believed that 
hydrogen atoms diffuse through the 50 nm-thick Pt layer and adsorb at the Pt/Ti or Pt/TiOx 
interface with an r-type adsorption mechanism giving rise to an increase of the work function. 
The Pt charge variation with respect to operating temperature for H2 concentration of 4% is 
shown in Fig. 4.34, and appears to increase strongly above 120 °C. Pt layer response in terms 
of charge variation as a function of hydrogen concentration at 130 °C is presented in Fig. 4.35. 
Pt exhibited a linear concentration dependence between 0.5 and 4%, without any saturation 
tendency in the studied range. Absolute values of obtained charge variations at temperature 
above 80 °C are more than two folds larger than values below this temperature. The observed 
signal is of great interest because it can be used to gate a FET, but also it did not exhibit any 
tendency toward saturation up to the highest studied concentration of 4%. In contrast to the s-
type chemisorption at the Pt/SiO2 interface and the Pt surface, the resulted signals start to 
saturate at respectively 1.5% [12, 16] and 2% [16, 24]. However the operating temperature is a 
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limit. At the operating temperature of 130 °C, the response time was about 30 s, larger than at 
60 °C. This can be explained by the need of hydrogen diffusion through the Pt layer. 
 
Figure 4.34 Pt layer charge variation response at varying temperature from 80 
to 190 °C to hydrogen concentration of 4% in synthetic air. 
 
Figure 4.35 Hydrogen concentration dependence of platinum layer response in 
term of charge reading variation at 130 °C in synthetic air. 
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The proposed technique is based on measuring the material surface charge/potential variation 
induced by gas molecules adsorption. Knowing the surface charge variation of the floating 
functionalized gate of a DG-FET, the channel conductance variation can be estimated. The 
estimated material sensitivity is used for sensing layers sizing with regard to the transistor 
transfer function and target concentration range. 
The proposed technique is easy to implement. Only the sample has to be placed inside a 
controlled atmosphere cell. In contrast to kP technique, the gas chamber has to be large enough 
to hold the entire probe set-up. A small cell makes it easy to control gas diffusion homogeneity 
and turbulences in comparison to larger gas chambers. In addition, In KP technique, the work 
function of the reference probe may be sensitive to the target gas and be a source of error by 
contributing to the obtained signal. 
4.6 H2 Sensing surface sizing for integration with a DG-transistor 
The estimated Pt sensitivity to H2 at 60 °C (see section 4.5) is used for sizing the needed sensing 
area for integration with both of the DG-SET and DG-FET based H2 sensors. The Pt sensing 
pad is sized to ensure hydrogen detection at the concentration ranging from 0 to 4%. The sensor 
response is calculated to different concentrations and the sensor sensitivity is extracted. 
4.6.1 H2 Sensing with a DG-SET 
A DG-SET, with the same parameters as considered in section 3.4.2, is considered for H2 sensor 
response simulation. Considering the extracted Pt sensitivity to H2 at 60 °C, the sensing area 
heated at 60 °C needed to detect hydrogen at concentration ranging from 0 to 4% is 0.36 µm2. 
DG-SET hydrogen sensor response is shown in Fig. 4.36. The DG-SET is biased at 
 =  155 mV. The control gate bias is adjusted as for a gas sensor configuration. Extracted 
sensitivity from the linear region of 0–3% is 100 pA/%H2. The ultra-reduced sensing area is a 
result of the large Coulomb peak slope and the reduced excursion window (see section 3.4.2). 
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Figure 4.36 Pt-functionalized DG-SET-based H2 sensor response to varying 
concentration. 
4.6.2 H2 Sensing with a DG-FET 
An n-type UTBB FD-SOI MOSFET with the same parameters as considered in section 3.5.2 is 
considered for H2 sensor response simulation. The sensor response is estimated for a device with D = 30 nm and E = 0.5 μm, and biased at 
 = 0.1 V. The sensing Pt area needed to detect 
hydrogen at 60 °C and at concentration ranging from 0 to 4% is 60 µm2.  The charge 
present on the front gate in absence of the target gas  is equal to + 486 aC. Fig. 4.37 shows 
the simulated FD-SOI FET hydrogen sensor response to varying hydrogen as current variation 
per unit hydrogen concentration. The extracted sensitivity from simulated response is 
41 µA/%H2. For 1 ppm H2, the DG-FET sensor response is 4.1 nA, which is a noticeable current 
easily read, thanks to the high signal-to-noise ratio of such devices. The device power 
consumption is 1.23 µW. 




Figure 4.37 Pt-functionalized DG-FET-based H2 sensor response to varying H2 
concentration. 
The device is biased at 
1 = −26 V. This is due to the fact that  is too large that it biases 
the transistor in the saturation regime. The large back gate bias is applied to bring the transistor 
operation point to the bottom edge of  ,	-./.  curve linear region slope (see section 
3.5.2). If the  is too large that a very large back biasing voltage is needed to set the transistor 
operation point in the linear region of the  ,	-./.  curve, it may be problematic because 
such large voltage is not used in integrated circuits. As an alternative, the DG-FET drain-source 
current is maintained constant by applying a counter back gate voltage. The transistor is 
controlled to be constant by a control circuit. The variation in the controlling back gate voltage 
constitutes the sensor signal. In such configuration, the choice of the operating constant drain-
source current is imposed by the available range of back gate voltages (from -1 to 1 V in ICs). 
Simulated  ,	-./. 
1 curves for the same device as mentioned above and functionalized 
with a 60 µm2-wide Pt sensing pad, with varying the H2 concentration from 0 to 4%, are shown 
in Fig. 4.38. For response read at 
1 varying within the -1 – 1 V range (compatible with ICs 
employed voltages), the constant  is set at 120 µA. The DG-FET H2 sensor response, in such 
configuration has been simulated and is shown in Fig. 4.39. The extracted sensitivity from 
simulated response is 750 mV/%H2. Thanks to a large coupling factor between the UTBB FD-
SOI MOSFET front gate and back gate, the estimated H2 sensor sensitivity is 3 fold larger than 
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SG-FET and Lundström FET-based hydrogen sensor sensitivities [16, 83, 84], typically ranging 
from 70 to 200 mV/%H2 (in the few % concentration range). Such high sensitivity allows 
pushing down the detection limit. For 10 ppm H2, the response ∆
1 is estimated to be 0.75 mV, 
which is a noticeable signal easily detected with read-out electronics. 
In such configuration the power consumption is increased up to 12 µW because of the drain-
source current in the order of 120 µA (imposed by the back gate voltage range used for response 
read-out). 
 
Figure 4.38 Simulated  ,	-./. 
1 curves for 
 = 0.1 V, a 60 µm2-wide Pt 
sensing pad and channel parameters D = 30 nm, E = 0.5 μm, with varying the H2 
concentration from 0 to 4%. The 
1 range of interest in response read out is 
highlighted in yellow. Inset: a close up of curves for 
1 from -1 to 1 V. 




Figure 4.39 Pt-functionalized DG-FET-based H2 sensor response, as a variation 
in 
1, to varying H2 concentration. 
4.7 Conclusion 
Sensitivity investigations by surface charge measurement can be applied to any type of sensing 
material where chemisorption or physisorption induce a surface charge variation. This technique 
allows for the estimation of the maximum surface charge variation which corresponds to the 
saturation of all possible adsorption sites. Also, sensitivity can be estimated and used for sensing 
layer design and sizing with regard to the transducer transfer function and target concentration 
range. 
The experimental data for temperatures below 80 °C are in good agreement with literature and 
relevant to Pt integration with a DG-FET or DG-SET-type transducers. Hydrogen chemisorption 
at the Pt/Ti interface is interesting is terms of signal amplitude and linearity over the studied 
concentration range of 0.5-4%. Extensive investigation of H adsorption at Pt/Ti interface is 
needed. 
The high sensitivity of studied DG-FET or DG-SET has allowed downscaling of the needed 
sensing surface. The Pt layer needed for integration with a DG-SET or a DG-FET (UTBB FD-
SOI MOSFET), for H2 detection in the 0–4%range was estimated to be 0.36 and 60 µm2 
respectively. The ultra-reduced Pt sensing area is unmatched in the FET gas sensors state of art. 
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Typical sensing areas in SG-FETs and Lundström MOSFETs are ranging from few hundreds of 
µm2 to few mm2. In gas sensors, heating the sensing layer is contributing the most to the gas 
sensor power consumption. The yielded reduced sensing layer is one of the main advantages of 
DG-transistor-based gas sensors because smaller surfaces will have less energy cost in term of 
heating and allow higher integration density very relevant to integrated sensor systems and e-
nose applications. 
Thanks to the amplification capability of UTBB FD-SOI MOSFET, the estimated H2 DG-FET 
sensor sensitivity of 750 mv/%H2 is large beyond reported sensitivities for Pt-MOSFETs and 
Pt-SG-FETs in literature. The high DG-FETs sensitivity is their strongest asset with respect to 
the FET-based gas sensor technology. Moreover, the estimated transducer power consumption 




CHAPTER 5 Gas sensor integration and 
electrical characterization 
5.1 Introduction 
Over the past, several research teams have explored various designs and concepts for the 
demonstration of CMOS compatible SETs operating at room temperature and fabricated with a 
reproducible fabrication process. The so-called “nanodamascene” process has been one of the 
most promising routes toward realization of RT-operated SETs. In this chapter, a brief 
introduction and the evolution history of the nanodamascene process are given. The fabrication 
process, based on the “nanodamascene” process, is presented and different lithography patterns 
are described. Major fabrication issues and proposed solutions are discussed. For gas sensor 
integration, we opted for the FD-SOI FETs because they are a mature technology and well 
modelled. FDSOI MOSFETs are functionalized with Pt as a sensing layer for H2 sensing. A 
developed functionalization process is presented. 
5.2 DG-SET integration 
5.2.1 The nanodamascene process 
In 2007, the group of Pr D. Drouin from Université de Sherbrooke has demonstrated the 
fabrication of metallic SET operating at temperature up to 430 K [39] by the so-called 
“nanodamascene” process. The demonstrated SET consists in a 2–3 nm-thick by 10 nm-wide 
Ti nanowire interspersed by few-nm-spaced tunnel junctions formed by 8 nm-thick amorphous 
plasma grown TiOx. The device was back-gated by the Si substrate. The SET charging energy 
was estimated at 457 meV- more than 12 times the value of thermal fluctuations at 433 K. The 
reported operating temperature of 430 K is below the upper temperature limit of conventional 
Si-FETs, “opening the door to hybrid designs” [39]. This fabrication process is a new approach 
for the fabrication of metallic SETs with total capacitance in the sub-atto farad range [28, 39]. 
This breakthrough has been recognized by the industry as a significant proof of the room 
temperature SET operation, and is referenced in the  ITRS 2009 roadmap [95]. 
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The nanodamascene process consists in combining e-beam lithography (EBL) and chemical 
mechanical planarization (CMP) to form a nanometre sized Ti island separated from drain and 
source by two very thin tunnel junctions, all of them embedded in Si oxide. The main process 
steps are presented in Fig 5.1. First, a narrow trench -few nanometres in width- is formed in a 
SiO2 layer thermally grown on a silicon wafer, as shown in Fig. 5.1.a. The trench is patterned 
by a resistless first EBL (EBL#1) process. The SiO2 layer is directly irradiated with low energy 
electron beam, modifying its density, and thus, its etch rate in a buffered hydrofluoric acid 
(BHF) solution. The depth and width are controlled by the EBL exposure dose and less than 
15 nm-wide trench can be achieved. In a second step, a Ti perpendicular-to-trench line is defined 
by a second EBL (EBL#2) and deposited by lift-off process, as shown in Fig. 5.1.b. The Ti line 
is subsequently oxidized in pure oxygen to grow TiOx on its sidewalls, creating the tunnel 
junction dielectric. In the next step, a Ti layer is deposited over the entire sample surface, as 
shown in Fig. 5.1.c. Then the sample is polished with a CMP process down to the SiO2 surface 
to expose the buried structures. Patterned structures placed next to the device with depth of few 
nanometres less than the trench depth were used as a CMP end point detection technique. 
Polishing is stopped once these features started to disappear [28]. The device is a nanowire 
embedded in the silicon oxide with two tunnel junctions forming a SET island, with thickness 
down to 2 nm, thanks to CMP, as can be seen in Fig. 5.1.d. 
 
Figure 5.1 Nanodamascene fabrication process reported by Dubuc et al. [28]. 
The left side of each part of the figure is the cross section along the AA” axis. 
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The process has been modified and optimized to allow building a self-aligned side gate [28, 96] 
in order to address each transistor individually. 
Two other main modifications have been made to improve the nanodamascene process [96]: (i) 
prior to EBL#1, electrical contact pads and leads for the source, drain and gate (micrometric 
structures) are patterned by UV lithography and transferred to the Si oxide by a dry etch; (ii) 
EBL#1 is carried out using an e-beam resist (PMMA3) and aligned to already UV lithography 
patterned structures. The EBL#1 pattern is designed to overlap already patterned source, drain 
and gate electrodes, and transferred to the substrate by a dry etch step. The use of PMMA resist 
was motivated by the fact it has a lower exposure dose than SiO2, which allowed a great gain in 
writing time.  
The self-aligned gate nanodamascene process has pathed the way toward multiple applications. 
The design has been modified to allow fabrication of devices as metallic nanowire (NW), metal 
insulator metal structure (MIM), single electron memory (SEM) [98], SET for charge detection 
[99], quantum cellular automata (QCA) [100] and tunnelling field effect transistors [101]. The 
process steps such as oxide plasma etch and CMP have been developed and optimized [98, 102, 
103]. 
Because it is a low thermal budget processes (below 200 °C) and combines conventional 
fabrication techniques (UV lithography, EBL, CMP), the nanodamascene process is CMOS 
BEOL technology compatible, and with variations still enable SETs to be operated within a 
temperature range similar to other conventional Si-FETs [28, 39, 104]. This has motivated 
studies of logic SET-only circuit design as well as [105] and hybrid SET-CMOS circuit design 
[29, 105–108]. 
In 2011, based on nanodamascene process, the integration of metallic SETs in the Back-End-
Of-Line of advanced CMOS technology has been demonstrated by Jouvet et al. [29], within 
collaboration between of University of Sherbrooke, CNRS4 and STmicroelectronics. It is a proof 
of concept of possible 3D monolithic integration of single electron devices to add new and 
advanced functionalities to CMOS circuits, such as single electron memories, SET logic circuits, 
                                                 
3
 Polymethyl methacrylate (PMMA) is the standard high-resolution polymer  E-beam resist [97]. 
4
 CNRS stands for The Centre National de la Recherche Scientifique (National Center for Scientific Research), 
which is a public organization under the responsibility of the French Ministry of Education and Research 
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sensors and SET-CMOS hybrid circuit for logic and memories [106]. The devices have been 
integrated within the inter layer dielectric (ILD) of CMOS circuit, as illustrated in Fig. 5.2, with 
preserving the functionality of underlying transistor layer. 
 
Figure 5.2 a) Schematic representation of a 3D hybrid SET-CMOS circuit with 
single SET level fabricated on a CMOS substrate. b) Left: SEM image of a SET 
fabricated on a CMOS substrate, right: AFM topography scan of integrated SET in the 
TEOS layer on top of the CMOS substrate. Reproduced from [29].  
5.2.2 Fabrication process 
Integration of metallic DG-SET, as a sensor transducer, on advanced CMOS substrate has been 
based on the nanodamascene process. The main process is still the same as reported in [106], 
but several steps have been optimized and lithography layouts have been adapted. The 
nanodamascene process is a versatile process which allows the fabrication at the same time of 
SETs, NW and MIM devices [98]. In the following we describe the (initial) fabrication process 
for a DG-SET. Process improvements and optimization are discussed in the section 5.2.3. The 
fabrication process is illustrated only for DG-SETs in Fig. 5.5. For NW and MIM devices, only 
EBL processes layout differs from SET ones. The EBL pattern design is presented in section 
5.2.2.b. 
Starting substrates were 28 nm-CMOS technology substrates [109] from STmicroelectronics 
with only the first metal interconnect level implemented. The substrates have a top layer stack 
of SiCN/SiOC/TEOS as illustrated in Fig. 5.3. A top view optical and SEM images of a CMOS 
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substrate are shown in Fig. 5.4. The SET were integrated within the 100 nm-thick TEOS5 top 
layer. 
Prior to processing, substrates are dipped in a piranha solution (1:4 H2O:H2SO4) for 5 min, then 
rinsed with deionized water and dried under nitrogen, to remove organic and inorganic 
contaminants. The wet cleaning step is followed by exposure to a capacitively coupled O2 
plasma produced by 150 W RF power at 300mTorr for 5 min. 
 
Figure 5.3 Schematic of CMOS substrates with the top layer stack of 
SiCN/SiOC/TEOS. 
 
Figure 5.4 CMOS substrate with only the first metal interconnect level 
implemented. a) Optical image of a CMOS zone showing a matrix Cu stripped 
contact pads. b) An SEM image of the area delimited by dashed lines in a) showing 
the Cu structures beneath the SiCN/SiOC/TEOS stack. 
                                                 
5
 TEOS stands for TetraEthOxySilane: Si (C2H5O)4, which is a silicate commonly used in IC interconnect 
technology as a dielectric material. 
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Similar to the process describes previously, UV lithography and EBLs are carried out 
subsequently to define the device structure. All these lithographic processes have been modified 
to be aligned to CMOS structures. 
In the first step, micrometric contact electrodes, pads and leads, and CMP sacrificial structures 
(dummies) are patterned by a first UV lithography (UV1) and transferred to the substrate by 
plasma etching, as illustrated in step #1 of Fig. 5.5. The optical lithography is aligned on CMOS 
structures beneath the SiCN/SiOC/TEOS layer stack. A positive photoresist (S1805) is 
deposited on the samples by spin-coating at 5000 rpm for 5 min and thermally cured on a 
hotplate at 115 °C for 60 s. After UV optical lithography, the photoresist layer is developed by 
puddling AZ MIF319 developer twice for 15 s. 
Afterwards, UV1 patterned contact electrodes and dummies are dry etched into the TEOS layer 
by RIE process using a CF4 based etching chemistry. The system used is a Multiplex Advanced 
Oxide Etch (AOE) inductively coupled plasma (ICP) system from Surface Technology Systems 
with an electrostatic chuck. A CF4/H2/He gas mixture is used at a flow rate of respectively 12, 
14, 140 sccm, and at a total pressure of 4 mTorr. CF4 yield both ions and radicals. Both of the 
coil and the platen are RF powered at 13.56 MHz. The platen temperature is controlled by 
helium flow and kept constant at -20°C. 
The micrometric pattern has been etched down either 60 nm or 40 nm with vertical or 70°-
angled sidewalls. Vertical and 70°-angled sidewall TEOS RIE processes have been developed 
within the research group and are detailed respectively in [103] and [110]. Table 5.1 gives an 
overview of both processes parameters.  
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Table 5.1 TEOS RIE process parameters. 
 Vertical sidewall TEOS 
RIE process 
70°-angled sidewall TEOS 
RIE process 
Pressure (mTorr) 4 4 
CF4 flow rate (sccm) 12 12 
H2 flow rate (sccm) 14 14 
He flow rate (sccm) 140 140 
Coil power (W) 100 100 
Platen power (W) 50 10 
Platen temperature (°) -20 -20 
 
In the second step, a first EBL (EBL1) is used to define the 20 nm-wide transistor channel and 
the gate box along with contact leads in an electroresist using a modified scanning electron 
microscope (SEM) at 20 kV. Samples are spin-coated with ZEP520A, a positive e-beam resist, 
diluted in anisole with a ratio of 2.4:1, at 5000 rpm for 30 s. Then, the resist is baked on a 
hotplate at 180 °C for 5 min. Resist deposition process yields 80 nm-thick layer, which is, with 
regard to the resist etching selectivity, sufficient for the subsequent plasma etching of 20 nm-
deep nanometric structures. After e-beam writing, resist is developed by dipping in O-xylene at 
room temperature for 75 s and rinsed in MIBK6 for 15 s followed by drying under N2. A post 
bake is carried out for 3 min at 115 °C to improve resist etch resistance and reduce line edge 
roughness, as reported in [103]. The nanoscaled pattern is etched 20 nm-deep into the TEOS 
layer, as illustrated in step #2 of Fig. 5.5, using the same plasma etching process described 
previously. 
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In the next step, the island is deposited through a second EBL (EBL2) and lift-off metallization. 
The patterning process has been developed within Marc Guilmain Ph.D. research project and is 
detailed in [98]. A bilayer resist stack of MMA/ZEP520A is used to obtain the undercut structure 
needed for the lift-off process. MMA7, a copolymer, diluted in Ethyl L-lactate (EL) with a ratio 
of 2:1, is first spun at 5000 rpm for 30 s and baked at 180 °C for 5 min. Thereafter, ZEP520A 
diluted in anisole with a ratio of 4.2:1, is spun at 5000 rpm for 30 s and baked at 180 °C for 5 
min, to yield a very thin layer and have better resolution. 
A narrow line with the target width of 20 nm is defined, by EBL, perpendicular to the etched 
source/drain channel trench and across the gate box, as shown in step #3 of Fig. 5.5. The e-beam 
resist is also patterned to deposit metal rectangle overlapping the gate box by the same lift-off 
process, as shown in step #3 of Fig. 5.5. 
The ZEP520A is developed by dipping in O-xylene for 75 s. The 2:1 MMA:EL is developed by 
dipping subsequently in a 4:1 IPA8:H2O solution for 2 min at 20°C. The sample is dried under 
N2 and the development process is followed by exposure to capacitively coupled O2 plasma at 
50W, and 800mTorr for 12 s, to remove residual resist waste in the openings without 
enlargement of the patterned narrow line. Afterwards, a 25 nm-thick Ti layer is deposited by e-
beam evaporation at a deposition rate of 5 A/s. Finally, lift-off is used to remove the resist from 
the sample and leave Ti in the defined region. Details on the lift-off metallization and its 
development can be found in [98]. 
Once the deposition of the SET island is carried out, the tunnel junction dielectric can then be 
deposited. Initially few nanometres grown TiOx by oxidation in pure O2 plasma was used. The 
use of dielectric materials deposited by atomic layer deposition (ALD) such as Al2O3 has been 
also considered and applied. The motivation of such is the instability of the Ti/TiOx junction 
system and oxygen diffusion, discussed in section 5.2.3.a. 
 In the next step, etched structures into the TEOS layer are filled by the deposition of a 150 nm-
thick Ti blanket layer, as illustrated in step #5 of Fig. 5.5. Ti layer deposition is done by RF 
magnetron sputtering of a Ti target with Ar ions using SPT320 sputter deposition system from 
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Plasmionique. The choice of sputtering technique over thermal evaporation is discussed and 
detailed in [111]. Alternatively a bilayer of TiN/Ti 5 nm/150 nm is used instead of the 150 nm 
Ti layer to address the instability of the Ti/TiOx junction system and oxygen diffusion. The 
bilayer is deposited in-situ by same technique (see section 5.2.3.a). 
Finally, CMP is processed to remove the excess of Ti on top of the TEOS layer surface leaving 
embedded metal structures. Further CMP iterations are carried out to thin more the obtained 
devices only few nm. Both of SEM and atomic force microscopy (AFM) observations, in 
addition to NW resistivity measurement are used to control the planarization process. 1x1 cm2 
samples area polished using an Alpsitec E460 system, an H2O-based 50 nm-sized silica slurry 
and a polishing pad made of rigid micro-porous polyurethane material (model IC1000). The 
slurry solution is diluted with IPA at 1:1 and has a pH of 9.5. 




Figure 5.5 DG-SET fabrication process flow. 
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5.2.2.a UV lithography layout 
As detailed above, the first optical lithography (UV1) is used to pattern microstructures, with 
dimensions equal or larger than 2 μm, into the TEOS layer. This step allows formation of contact 
leads and pads along with sacrificial structures for CMP (dummies). The optical lithography 
mask layout can be found in Appendix D. The mask has been designed with regard to 6 CMOS 
zones identified within the 31.94 mm width by 51.64 mm length CMOS substrate. Six dies were 
designed and placed superposed over the CMOS zones (see Fig. D.1). In each die centre is 
placed a matrix of identical cells with size of 360 by 520 μm2 (highlighted in yellow in Fig. 
D.1). The optical lithography pattern is aligned on Cu structures beneath the TEOS layer, shown 
in Fig. 5.6. After etching down the features and resist stripping (see Fig. 5.10), the CMOS 
substrate is diced into 6 1x1 cm2 sized samples. The layout of a cell is presented in Fig. 5.7 with 
a close up of the central region. In each cell, there are four electrode triplets. EBL zones 
highlighted in blue in Fig. 5.7 are located between the electrode triplets (for source, drain and 
gate). As can be seen in Fig. 5.7 and 5.8, contact leads and pads are designed to be stripped with 
2 µm-wide lines.  
The microstructure layout is important and has a strong impact on planarization uniformity. In 
the following, the pattern density is defined as the ratio of Ti surface by the total surface (Ti + 
TEOS). It has been found that increasing pattern density and decreasing line width decrease 
dishing of SiO2 surface because it is faster polishing than Ti  and due to “the transition from a 
dishing (isolated lines) to an erosion regime (array of lines)” [111]. TEOS and SiO2 have very 
close removal rates.  
To optimize planarization uniformity, minimize dishing and low contact resistance, all the 
micrometric features are kept in the 2 μm-range with a pattern density of 50% (Fig. 5.7). Large 
area with no active feature over the sample surface is paved with 2 μm-square-shaped-dummy 
structures, as can be seen in Fig. 5.7. This is to have the optimum 50% density with increased 
Ti structure circumference to surface ratio. Because polishing of Ti structure is an “edge first”, 
increasing Ti structure edge circumference increases the removal rate and thus improves the 
global planarization. 




Figure 5.6 UV1 alignment mark and feature. a) SEM image of typical Cu 
alignment mark used for UV1. b) Alignment feature design from the UV lithography 
mask. c) Optical image of the Cu alignment mark taken after resist development. 
 
Figure 5.7 a UV1 cell layout. Middle: a close up the central zone with the four 
electrode triplets. EBL zones are highlighted in blue. Right: a close up of the EBL 
zone with area of 8 by 10 µm2. 
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Figure 5.8 Optical image of a cell after resist development. b) AFM scan of the 
area delimited by dashed lines in a) after UV1 pattern plasma etching 60 nm-deep 
into the TEOS layer and resist stripping, showing the line profile extracted in c). 
5.2.2.b E-beam lithography layout 
Both of EBL1 and EBL2 processes are critical since they strongly affect final device dimensions 
and yielded capacitances. In addition, through the EBL1 process nanoscaled dummies are 
patterned in close vicinity of the active device (transistor channel and contacts), strongly affect 
the CMP process. 
E-beam lithography processes, EBL1 and EBL2, have been carried with a SEM modified with 
a Nabity NPGS pattern generator software. The layout of the EBL pattern has been designed 
using DesignCAD LT 2000 software. EBL1 and EBL2 patterning processes are both aligned on 
CMOS structures beneath the TEOS layer. The alignment error is within the ±50 nm range. It is 
mainly due to the SEM stage drift over time, SEM scan pixel size and temperature variations, 
in addition to charging effect. 
The EBL1 pattern design in shown in Fig. 5.9. In addition to SET, NW and MIM devices have 
been fabricated. In each cell two SETs, a MIM and a NW have been designed within the four 
EBL zones, as can be seen in Fig. 5.9. The EBL1 pattern is the same for the three device types. 
In Fig 5.10, the EBL1 pattern with “fan”-type design is shown. EBL1 patterned contact leads 
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(source, drain and gate), drawn in blue in Fig. 5.10, are designed to overlap with patterned UV1 
contacts with respect to the maximum alignment error. In the close proximity of the NW trench 
(transistor channel trench), drawn in red in Fig.5.10.b, a line array is designed. These lines, 
drawn in pink in Fig. 5.10.b, serve as line dummies. Large area around are paved with square-
shaped dummies. Line dummies width and pitch have been designed to respect the pattern 
density rule of 50%. Another EBL1 pattern with “comb” design, illustrated in Fig. 5.11, has 
been also used for the EBL1 process. The EBL1 pattern is transferred to the TEOS layer by RIE. 
The features are etched down 20 nm deep and obtained structure is shown in Fig. 5.12. 
 
Figure 5.9 EBL1 layout. Nanometric contact leads, the NW trench, gate box 
and dummies are patterned by the EBL1 process. 
 
Figure 5.10 EBL1 layout of a SET with “fan”-type design. a) EBL1 pattern 
showing the overlap between UV1 patterned leads and EBL patterned leads. b) A 
close up of the EBL1 layout showing the EBL patterned line and square-shaped 
dummies, contact leads and the NW (the channel trench). 
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Figure 5.11 EBL1 layout of a SET with “comb”-like design. 
 
Figure 5.12 Structure after etching down 20 mn deep the EBL1 pattern (comb 
type) into the TEOS layer. a) SEM image of a cell. b) A close up of a device EBL 
zone. c) A close up of the gate box and the NW trench. 
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Only the SET and MIM devices are concerned by the EBL2 process since there is no need to 
form a tunnel junction for the NW. The EBL2 pattern corresponding to “fan”-type design is 
presented in Fig. 5.13 for both device types. For the SET, a Ti polygon is designed to cover the 
whole EBL1 gate lead pattern and be overlapping with the gate box, as shown in Fig. 5.13.a and 
Fig.5.13.b. The interface between this EBL2 patterned polygons and the UV patterned electrode 
corresponds to a parasitic capacitance in series with the gate capacitance. A Ti line overlapping 
with the rectangle is designed to be perpendicular to the trench (NW), as shown in Fig. 5.13.b. 
For the MIM device, a Ti polygon is designed superposed over only one EBL1 patterned contact 
lead, as can be seen in Fig. 5.13.c and Fig. 5.13.d. Similar to the SET gate, the interface between 
this EBL2 patterned polygons and the UV patterned electrode corresponds to a parasitic 
capacitance in series with the MIM capacitance. The Ti features are deposited by 20 nm-thick 
Ti layer evaporation and lift-off process. The structure is shown for a SET device in Fig. 5.14. 
 
Figure 5.13 EBL2 layout SET and MIM devices. a) EBL2 pattern of a SET. b) 
A close up showing the overlap between the Ti rectangle and the gate box. c) EBL2 
pattern of a MIM structure. d) A close up showing the overlap between the Ti 
rectangle and the EBL1 patterned electrode. 
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Figure. 5.14 Structure of a SET device after EBL lift-off process. a) AFM scan 
of a SET device EBL zone showing line profiles extracted in b) and c). 
5.2.3 Fabrication process optimization 
5.2.3.a Tunnel junction dielectric  
It has been reported that Ti/TiO2 as junction material system is not stable over because of oxygen 
diffusion from TiOx into Ti. Ti/TiO2/Ti MIM devices have exhibited critical aging behaviour 
and degradation of electrical characterization. This due to the fact that the oxide barrier is 
degraded to a point where the junction is short-circuited. The potential barrier is physically 
deformed [112]. Two strategies have been considered to overcome this issue: (i) implementation 
of a diffusion barrier and (ii) Replacing the tunnel junction dielectric with a stable material. TiN 
has been implemented as a diffusion barrier.  
Prior to Ti blanket deposition (just after TiOx growth), the island is capped with a 5 nm-thick 
TiN layer deposited on samples by RF magnetron sputtering. The deposited thin TiN layer is 
conformal and prevents diffusion of oxygen from the TiO2 into the Ti electrode. 
Replacing the TiO2 by ALD-deposited Al2O3, as a more stable material, with still TiN as a 
diffusion barrier has been also considered. A batch of samples with different Al2O3 thicknesses 
have been fabricated. After Ti lift-off process, a few nm-thick Al2O3 film (1–3 nm) is deposited 
by ALD followed by an in-situ deposition of 25 nm-thick TiN layer. 
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5.2.3.b Chemical mechanical planarization process 
CMP step is very critical because it has to be controlled in the nanometre range to obtain devices 
with the desired thickness. Meanwhile it has been very challenging to achieve such goal, since 
on top of the sample surface both microstructures and nanostructures are present. In addition 
several materials may be present also such as TEOS, tunnel junction dielectric (Al2O3 or TiOx), 
sputtered titanium, evaporated Ti, ALD deposited TiN or sputtered TiN. In the following, CMP 
related issues, adopted solutions and results are detailed. 
Chemical mechanical planarization observations 
SEM observations of devices after CMP iterations have revealed two major anomalies: 
• A non-homogenous planarization over devices of the same cell. 
• A non-homogenous planarization over all sample cells. 
Fig. 5.15, presents SEM observations of the same cell through the CMP process (UV and EBL1 
features are etched with vertical sidewalls, the UV features are 60 nm-deep, the junction 
dielectric is an in-situ plasma grown TiOx). SEM observations have shown that first UV 
patterned structures are released from the Ti blanket layer while the EBL patterned structures 
are still encapsulated. After further CMP iterations upper SET and MIM devices are still 
encapsulated in the Ti layer while the two other devices are already released, as can be seen in 
Fig. 5.15.c.  
 
Figure 5.15 SEM images of the same cell of a sample through the CMP process. 
a) After several CMP iterations b) After further few CMP iterations (2 min more of 
total processing). c) After further few CMP iterations (3 min and 45 s more of total 
processing). 
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Fig. 5.16, presents SEM observations of different cells of the same sample over the last CMP 
steps (UV and EBL1 features are etched with vertical sidewalls, the UV features are 60 nm-
deep, the junction dielectric is an in-situ plasma grown TiOx, TiN/Ti bi layer blanket is deposited 
to fill the etched features). The CMP is stopped because processing further steps may lead to 
the device overpolishing and it has been preferred to carry out electrical characterization on 
already released devices. A comparison between several cells (A1, B1, C1 and D1) of the same 
sample after several CMP steps has pointed out a non-homogenous planarization. As can be 
seen in Fig. 5.16, in cells B1 and C1 all the devices, not only have been released from the Ti 
blanket layer but have also been overpolished and EBL patterned contact leads have been cut 
off leading to open circuit devices. Cell A1 and D1 exhibited the same behaviour through the 
CMP process: upper SET and MIM devices are still encapsulated in the Ti layer while the two 
other devices are already released. This observation has been made for several other samples 
(see Fig. 5.15.c and 5.16.a. Taking into consideration that Cu structures under the EBL zones 
beneath the TEOS layer are the same for cell A1 and D1 as well as for cells B1 and C1, the 
hypothesis that the TEOS topography is the cause behind the obtained planarization issues, has 
been investigated. AFM topography scans of the EBL zones have confirmed the expressed 
hypothesis. Fig. 5.17 shows AFM scans of two EBL zones of cell A1. TEOS layer topography 
exhibits variations in the 5 nm range. 
 
Figure 5.16 Comparison between different cells of a same sample after several 
CMP iterations. a) SEM image of cell A1. b) SEM image of cell B1. c) SEM image 
of cell C1. d) SEM image of cell D1. 




Figure 5.17 EBL zones topography characterization. a) Optical image of cell A1 
taken after UV1 process development showing AFM scanned areas shown in d) and 
d). b) AFM topographic scan of the left SET EBL zone showing the line profile 
extracted in c). d) AFM topographic scan of the upper SET EBL zone showing the 
line profile extracted in e). 
Due to non-homogenous planarization, processing further CMP iterations to release 
encapsulated devices from the Ti blanket layer has been at the expense of already released 
devices. AFM scans, presented in Fig. 5.18, 5.19 and 5.20, show devices overpolishing. EBL 
patterned contact lead combs cut off in the region close to the UV features (Fig. 5.18, 5.19 and 
5.20) has been observed. It is due to the fact that these EBL features are in the close vicinity of 
micrometric features (UV patterned). In addition, both types of features have different depths. 
Initially, EBL patterned and UV patterned features are 20 and 60 nm deep respectively. Cavities 
and voids have been observed in the Ti transistor channels or nanowires, as can be seen in Fig. 
5.19 (highlighted in green), and  at the EBL patterned leads and UV patterned electrodes 
interface, as can be seen in Fig.5.20. It is due to an inappropriate filling of trenches during the 
Ti blanket layer deposition. The circumvent of this issue is discussed below. 
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Figure 5.18 AFM scan of a SET device. Left: a close up of the overlap between 
the EBL patterned source/drain leads and the UV patterned electrodes showing the 
“erosion” of the former. Right: a close up of the overlap between the EBL patterned 
gate lead and the UV patterned electrodes showing no “erosion”. 
 
Figure 5.19 AFM scan of a NW device. Cut off EBL contact leads are 
highlighted in green. Right: a close up showing the cavities in the 20 nm wide Ti 
NW. 




Figure 5.20 AFM scan of the overlap between the EBL patterned contact lead 
and the UV patterned electrode. Cavities at the interface are highlighted with blue 
dashed circles. 
UV lithography mask and E-beam lithography layout optimization 
Taking into consideration the observed issues with CMP, a new optimized optical lithography 
mask has been designed. The new UV mask layout is presented in Fig. 5.21. Cells matrix has 
been wisely placed so that the EBL zones are located on regions where the TEOS layer 
topography exhibits very slight variations and relative uniformity. Each cell provides ten 
electrodes, as illustrated in Fig. 5.21.b. They have been designed to have source to drain or 
drain/source to gate distances equal to 2 μm, as shown in Fig. 5.21.c. The aim is to reduce EBL 
zone surface and improve planarization. 
Chapter 5 165 
 
 
Figure 5.21 New UV lithography layout. a) Die layout with cell array 
highlighted in red. Dummies have been removed for clarity. b) A cell layout 
showing line dummies paving regions between contact pads and leads. c) A close 
up of a cell centre region showing EBL zones highlighted in red. 
New EBL patterns have been designed. EBL1 and EBL2 layout for SET, MIM and DG-SET 
devices are presented in Fig. 5.22, Fig. 5.25 and Fig. 5.28 respectively. Contact leads have larger 
comb fingers than the previous layout with a width of 400 nm. With respect to the 50% pattern 
density rule and to avoid overpolishing, only line dummies have been used for paving the area 
around the devices because they have been found to yield better and faster planarization 
compared to square shaped ones. For SETs, the Ti polygon overlapping the gate box was 
abandoned and kept only for the MIM device. For MIM devices it is preferred to have a greater 
parasitic capacitance in series with the tunnel junction capacitance otherwise both capacitances 
will be comparable. For the SET the parasitic capacitance in series with the gate capacitance is 
not dramatic (SETs are characterized in the DC regime). 




Figure 5.22 EBL1 and EBL2 layouts of a SET. 
 
Figure. 5.23 Structure of a SET device after etching down 20 nm deep the EBL1 
pattern into the TEOS layer. a) AFM scan of a SET device EBL zone. b) A close up 
of the NW trench and the gate box showing the line profile extracted in c). 
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Figure. 5.24 Structure of a SET device after EBL lift-off process. a) AFM scan 
of a SET device EBL zone. b) A close up of the NW trench and the gate box showing 
line profiles extracted in c) and d). 
 The structures for the SET and the DG-SET devices with the new optimized after EBL1 plasma 
etching are shown in Fig. 5.23 and 5.24 respectively. The structures for the SET and the DG-
SET devices after EBL1 plasma etching are shown in Fig. 5.26 and 5.27 respectively. 
 
Figure 5.25 EBL1 and EBL2 layouts of a DG-SET. 




Figure. 5.26 Structure of a DG-SET device after etching down 20 nm deep the 
EBL1 pattern into the TEOS layer. a) AFM scan of a DG-SET device EBL zone. b) 
A close up of the NW trench and the two gate boxes showing the line profile 
extracted in c). 
 
Figure. 5.27 Structure of a DG-SET device after EBL lift-off process. a) AFM 
scan of a DG-SET device EBL zone. b) A close up of the NW trench and the two 
gate boxes showing line profile extracted in c). 
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Figure 5.28 EBL1 and EBL2 layouts of a MIM device. 
Trench filling optimization 
Both TEOS plasma etching steps have been modified in order to improve the trench filling with 
Ti. Initially, UV lithography and EBL patterned structures are etched into the TEOS layer with 
nearly vertical sidewalls. The plasma etching process yielding 70°-angled sidewalls has been 
adopted to improve grains growth on the trench sidewall in order to limit the formation of 
cavities and porosity in the metallic structures. In addition, the deposition rate of the first 30 nm-
thick Ti blanket layer has been reduced to about 0.4 nm/min, to allow better adatoms mobility 
and enhance grains growth on the trench sidewall. The remaining 120 nm-thick Ti layer is 
deposited at a rate of 1.6 nm/min. 
Chemical mechanical planarization results 
SEM observations of the same cell of a sample over the last CMP steps are presented in Fig. 
5.30. The UV features are 40 nm-deep and all the features are 70°-angled sidewall etched. A 
1 nm-thick Al2O3 layer has been deposited by ALD as a junction dielectric after lifting-off the 
Ti line. The Al2O3 deposition is followed by an in-situ deposition of 25 nm-thick TiN layer to 
fill the EBL1 features. A schematic illustration of the corresponding structure is given in Fig. 
5.29. 




Figure 5.29 Schematic representation of cross-sectional structure of a DG-SET 
integrated in the TEOS layer on top of a CMOS substrate. 
As can be seen in Fig. 5.30, UV and EBL patterned structures are released from the Ti blanket 
layer at the same time. A homogenous planarization over devices of the same cell as well as 
over all cells of a sample has been obtained. Similar results have been obtained for four other 
samples (with different Al2O3 junction thickness from 1 to 3 nm). An AFM scan of a DG-SET 
device of the same sample is shown in Fig. 5.31. Topography variations over the NW trench, 
line dummies and the TEOS layer are in the few Å range. This is because the CMP removal 
rates of TEOS and TiN are very close, 60 and 45 nm/min respectively.  
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Figure 5.30 SEM images of the same cell of a sample through the CMP process. 
a) After several CMP iterations. b) After 20 s more of CMP. c) After 30 s more of 
CMP. d) After 10 s more of CMP. 




Figure 5.31 AFM scan of a DG-SET obtained after CMP processing showing 
line profiles extracted in b) and c). 
5.3 FD-SOI MOSFET gate functionalization 
Front gates of 28 nm FD-SOI MOSFETs have been functionalized with Pt as a sensing layer for 
H2 sensing. A functionalization process has been developed. Starting substrates were 28 nm- 
FD-SOI technology substrates from STmicroelectronics with only the first metal interconnect 
level implemented. Fig 5.32 illustrates the devices structure. The substrates are top coated with 
a dielectric layer (passivation layer). 
 
Figure 5.32 Cross sectional schematic of the FD-SOI substrates. 
A top view optical image of the FD-SOI substrates is presented in Fig. 5.35 showing Cu contact 
pads matrix of a CMOS zone. The contact pads (drain, source, front gate and back gate) are 
exposed (accessible) through already formed 1.1 µm-deep openings in the passivation layer as 
illustrated by the profilometre trace in Fig. 5.33.c. A Cu contact pad has length and wide of 
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90 x 60 µm2.Openings on top of the Cu contacts are smaller than the pads in length and wide 
and dimensions of 75 x 45 µm2, as can be seen in Fig. 5.33 and 5.34. 
 
Figure 5.33 FD-SOI technology substrate. a) Optical image of contact pads 
matrix of a CMOS zone. b) A close-up of few contact pads showing the profilometer 
trace given in c). 
 
Figure 5.34 SEM image of a Cu contact pad. Right: a close up of the upper part 
of the contact pad. 
We took advantage of already present pads to form the sensing pads (as detailed in section 3.3 
and 4.1). Transistors are arranged into lines forming an array of devices. Each line has 9 devices 
with different channel width and length. The corresponding contact pads are similarly arranged 
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into any array, as shown in Fig. 5.33 and Fig. 5.35. The back gate contact, referred to as the 
well, is a common contact to all the 9 devices of a line.  
 
Figure 5.35 SEM image of a contact pads array of a CMOS zone. 
Figure 5.36 gives an overview of the functionalization process. The Pt layer on top of the front 
gate pad is patterned by a UV lift-off process using a bilayer resist of LOR5A/S1805. The 
LOR5A, lift-off resist, is spun first at 1000 rpm for 5 min and baked at 150 °C for 5 min on a 
hotplate to yield nearly 1 µm-thick layer. The thick LOR5A layer helped filling the openings 
and reducing the topography variations due the already formed openings in the passivation layer. 
Then, S1805, a positive UV resist, is spun at 5000 rpm for 30 s and baked 115 °C for 60 s on a 
hotplate. The S1805 resist is exposed using a UV mask to define the openings on front gates 
pads. A UV mask has been designed. The UV lithography is aligned on CMOS structures. The 
UV lithography layout is designed to deposit Pt over the whole exposed surface of the front gate 
Cu pad (75 x 45 µm2). After puddle development of the bilayer resist in AZ MIF319 (2 x 30 s), 
the sample is dipped in a copper oxide remover solution (PBS-172) for 5 min at ambient 
temperature and rinsed in deionized water for 15 s. Subsequently, a 50 nm-thick Pt layer as a 
sensing layer, is deposited by e-beam evaporation at a rate of 0.5 nm/s and followed by a lift-
off process. A 5 nm-thick Ti layer is evaporated before in-situ as an adhesion layer. The sample 
is wirebonded to a chip carrier for electrical characterization under controlled atmosphere. 
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Figure 5.36 Front gate functionalization process flow. 
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5.4 Nano device electrical characterization 
The nanowires placed next to the SETs are characterized in order to estimate the obtained nano 
devices thickness. The electrical characterization MIM devices placed next to the SETs are 
carried out in order to extract the tunnelling junction dielectric parameters such as the barrier 
height, the effective mass, and the thickness. MIM, NW and SET devices with the old UV and 
EBL layouts have been fabricated and characterized. 
A typical NW I-V, obtained by four-point probe measurement technique is shown in Fig. 5.38. 
It corresponds to a Ti 20 nm-wide NW with structure presented in Fig. 5.37. The resistance is 
extracted from the NW linear I-V curve, and used the estimated the Ti NW resistivity by 
subtracting the UV and EBL patterned leads resistance. The NW thickness is extracted using an 
abacus representing the titanium resistivity as a function of its thickness. The method developed 
by Guilmain et al. to control the thickness of metallic lines fabricated by the nanodamascene 
process in the nanometre range [111]. The NW resistivity measurement is then used as an end-
point detection technique for planarization. 
 
Figure 5.37 Schematic representation of cross-sectional structure of a Ti NW 
integrated in the TEOS layer on top of a CMOS substrate. 
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Figure 5.38 Typical 20 nm-wide NW I-V curve at 300 K. 
Typical MIM I-V characteristics of a device, illustrated in Fig. 5.39, with a tunnelling material 
of 4 nm-thick plasma grown TiOx (measured by ellipsometry) is presented in Fig. 5.40. Knowing 
the junction dimensions (width, height and tunnelling junction dielectric thickness), the effective 
mass, the dielectric constant and the barrier height are extracted by fitting the I-V curve to a 
MIM junction current model, developed by Droulers et al.[112]. The current model takes into 
consideration the conduction mechanism of the thermionic emission conduction, the direct 
tunnelling and the Fowler-Nordheim emission. The model accounts for the potential barrier 
deformation by the image force. 
 
Figure 5.39 Schematic of cross-sectional structure of a MIM nano device with 
TiOx as a tunnelling dielectric integrated in the TEOS layer on top of a CMOS 
substrate. 




Figure 5.40 Typical MIM  − 
 curve at 300 K. 
About 40 SET devices over 5 samples with the old non-optimized UV lithography and EBL 
layouts have been fabricated and electrically characterized. 20% of the devices exhibited a 
Coulomb blockade voltage in the   ,	-./. 
 curves, as can be seen in Fig. 5.41. However, 
at varying 
 no gate control on the transistor conductance has been observed. The rest of the 
devices were found to be either open circuits or short circuits (see Fig. 5.42), as a consequence 
of the non-homogenous planarization and overpolishing due to the non-optimized lithography 
layout. 
 
Figure 5.41 SET  −  
 curve at 
 = 0 V and 300 K showing a threshold 
voltage. 
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Figure 5.42 SET  ,	-./. 
 curve at 
 = 0 V and 300 K showing a 
resistance behaviour. 
Fabricated devices with the optimized lithography layouts, exhibited good results in term of 
planarization, as discussed in section 5.2.3. However, unfortunately this sample batch was 
damaged and could not be characterized due to an issue with the passivation layer deposition 
and contact pad formation. 
5.5 Conclusion 
The fabrication process has been optimized with regards to the CMP processing as well as the 
tunneling junction stability. The UV lithography layout, as well as the EBL layout have been 
optimized in order to improve the CMP processing and achieve a homogenous planarization 
over the whole sample. The trench filling has been optimized by adopting the angled sidewalls 
etched structures and reducing the deposition rate of the blanket Ti layer. In order to circumvent 
the issue of tunnelling junction aging due to oxygen diffusion, Ti has been replaced by TiN 
(deposited either by ALD or sputtering) for the source and drain electrodes formation. 
Achieving a reliable SET fabrication process is challenging because homogenous planarization 
as well as material properties have to be taken into consideration. Stable materials without 
diffusion are highly needed especially to obtain stable junctions. CMP processing is strongly 
dependent on not only present structures but also on all the present different materials. This may 
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need tremendous efforts because planarization of a material may strongly depend on whether it 
is nanostructured or not and also on all the neighbouring materials. 
In order to achieve a thickness controlled- CMP processing, the use of a stop layer, such as 
Si3N4, is desirable. It allows the control of the yielded embedded structures. In order to comply 
with industrial IC fabrication processes, the EBL patterning can by replaced by the immersion 
UV lithography tool combined with the double or quadruple patterning technique. This would 
also lead to reducing of the alignment error down to few nanometres and thus reducing the gate 
box width. In consequence, the contribution of the side gate to the island total capacitance (side 
gate capacitance and parasitic capacitances) can be reduced. Moreover, in term of design, the 
both side gates can be replaced by a bottom and a top gate, in order to achieve more freedom in 
gate-to-island distance sizing. 
Integration of SETs operating at room temperature or above is the most important milestone 
toward integration of SET-based gas sensors. Meanwhile, FD-SOI technology offers a very 
attractive platform for integration of DG-FET-based gas sensors with a high integration density 




CHAPTER 6 Conclusions and perspectives 
6.1 Summary and conclusions 
The DG-transistor-based gas sensor is a novel approach in the field of FET gas sensing. Thanks 
to the dual control of the transistor conductance by two independent gates, an air gap structure 
or permeable gate electrode made of a catalytic metal is no longer needed. The transistor 
operation point is set by the control gate. The functionalized gate is “chemically biased” and 
allows the capacitively coupling of the surface charge to the transistor channel yielding 
fluctuations around the operation point. These fluctuations are used to monitor the target gas 
concentration. Both of the DG-SET or DG-FET devices as a gas sensor have been modelled and 
simulated.  
DC stationary simulations of a DG-SET compact model using a Monte Carlo simulator have 
been carried out. Model parameters are extracted from capacitance calculations by finite 
elements simulations of a nanodamascene metallic SET with the functionalized gate 
implemented as a top gate. Both of the transducer sensitivity and power consumption have been 
estimated. 
The effective total island capacitance (including all the parasitic capacitances) was found as the 
dominating limiting factor in the design of functionalized gate, because of its strong impact on 
operating temperature and the quality of Coulomb peaks. Lowering the functionalized gate 
capacitance and the all the engendered parasitic capacitances, at the expense of the sensitivity, 
is desirable as much as possible. The design of the functionalized gate has to be done in order 
to minimize as much as possible the engendered increase in the effective total island 
capacitance. 
The extensive and reliable available analytical models for UTBB FD-SOI FETs have been 
combined and modified to allow the simulation of the drain-source current with respect to the 
front gate charge. Simulation of a device with characteristics of an n-type FD-SOI MOSFET 
with a back plane issued from 28 nm FD-SOI CMOS technology has been carried out in order 
to estimate the sensitivity as well as the power consumption. 
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Extracted sensitivity for a DG-SET-based gas sensor and a DG-FET-based gas sensor 
(D =  30 nm and E = 0.5 μm, 
 = 0.1 Vs are 900 pA/aC and 1.8 µA/aC respectively. 
Extracted sensitivity and power consumption for a DG-SET-based gas sensor with optimized 
top gate geometry parameters are 900 pC/aC and 86 pW respectively. In term of sensitivity, the 
DG-FET was found superior to the DG SET by 3 orders of magnitude. However, in term of 
power consumption, the DG-SET is 4 orders of magnitude less energy consuming thanks to its 
ultra-low driving current based on the transport of reduced number of charges. The DG-SET 
was disabled in term of sensitivity because of the top gate-to-island distance trade-off made to 
allow RT operation at the expense of the top gate-to-island capacitive coupling. The DG-FET 
power consumption is found below the lowest values reported in literature for SG-FETs and 
Lundström MOSFETs (few tens of µW), and thus very relevant to ultra-low power gas sensing 
applications especially battery powered mobile systems. The device channel width and length 
have to be tuned with regard to the desired sensitivity, sensitivity range (excursion window) and 
current levels (power consumption). 
A novel technique of material sensitivity investigation, based on measurement of the surface 
charge variation induced by gas species adsorption, has been proposed and implemented. 
Sensitivity investigation by surface charge measurement can be applied to any type of sensing 
material where chemisorption or physisorption induce a surface charge variation. Platinum 
sensitivity to hydrogen diluted in synthetic air (80% N2 and 20% O2) has been investigated by 
the surface charge measurement technique over the temperature range of RT to 190 °C. Two 
types of response to H2 injection have been observed for a 50 nm-thick Pt film: a positive 
variation in surface charge due hydrogen adsorption at the outer surface at temperature below 
80 °C, and thus a decrease in the Pt potential, and a negative variation in surface charge due to 
hydrogen adsorption at the Pt/Ti or Pt/TiO2 interface at temperature above 80 °C. Pt charge 
variation dependence on H2 concentration has been studied for both regimes. Extensive 
investigation of H adsorption at Pt/Ti or Pt/TiO2 interface is needed. The experimental data for 
temperature below 80 °C are in good agreement with literature and relevant to Pt integration 
with a DG-FET. 
Extracted sensitivity from experimental data has been used for sensing layer sizing with regards 
to the transducer transfer function and target concentration range.  
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The estimated Pt sensitivity to H2 at 60 °C has been used for sizing the needed sensing area for 
integration with both of the DG-SET and DG-FET based H2 sensors. The Pt sensing pad has 
been sized in order to ensure hydrogen detection at the concentration ranging from 0 to 4%. The 
sensor response to different H2 concentrations has been simulated and the sensor sensitivity is 
extracted. The Pt layer needed for integration with a DG-SET or a DG-FET (UTBB FD-SOI 
MOSFET), for H2 detection in the 0–4%range was estimated to be 0.36 and 60 µm2. The sensing 
layer heating accounts for almost the whole gas sensor power consumption. 
The high sensitivity of studied DG-FET or DG-SET has allowed downscaling of the needed 
sensing surface and thus reducing the heating energy cost. Moreover, the high sensitivity may 
lead to pushing down of the temperature. The “chemical signal” yielded by either chemisorption 
or physisorption at low temperature is very low to be detected by conventional transducers, but, 
thanks to the amplification capability of FD-SOI MOSFETs when operated in sub-threshold 
regime or SETs, it can be transformed into a reliable response signal. 
Thanks to the amplification capability of UTBB FD-SOI MOSFETs, the estimated H2 DG-FET 
sensor sensitivity of 750 mV/%H2 is largely beyond reported sensitivities for Pt-MOSFETs and 
Pt-SG-FETs in literature. The high DG-FETs sensitivity is their strongest asset with respect to 
the FET-based gas sensor technology. Moreover, the estimated transducer power consumption 
of 12 µW is very relevant to ultra-low power gas sensing applications. A fabrication process for 
integration of SETs in the BEOL entity of a CMOS chip (within the CMOS interconnect layers) 
aligned on underlying CMOS structures has been developed. The CMP processing is very 
critical because it has to be controlled in the nanometre range to obtain few nanometre thin 
devices. Meanwhile it has been very challenging to achieve such goal, since on top of the sample 
surface both microstructures and nanostructures are present. In addition several materials may 
be present also such TEOS, tunnel junction dielectric (Al2O3 or TiOx), sputtered Ti, evaporated 
Ti, ALD deposited TiN or sputtered TiN. Optimized UV lithography and e-beam lithography, 
together with the trench filling optimization improved the CMP processing as discussed in 
Chapter 5. Obtained devices are very promising and electrical characterization are undergoing. 
6.2 Perspectives 
FD-SOI technology offers a very attractive platform for integration of DG-FET-based gas 
sensors with a high integration density compared to actual technology. Functionalization of the 
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front gate of an n-type FD-SOI MOSFET with Pt for H2 sensing as a demonstration of the DG-
transistor-approach is a first step toward detecting various target gas species or biochemical 
species in a liquid phase. 
Integration of SETs with CMOS devices for gas sensing presents valuable advantages: a high 
integration density, an ultra-low power integrated sensor system and use of CMOS for signal 
processing and hybrid SET-CMOS circuits for the read-out. Integration of SETs operating at 
room temperature or above is the most important milestone toward integration of SET-based 
gas sensors. Achieving devices operating at RT or above is strongly related to dimensions 
downscaling. The transistor design with regards to device dimensions and capacitances has to 
be carried out prior to fabrication. The geometrical design has a strong impact on the yielded 
effective total island capacitance, as discussed in Chapter 3. 
However, FD-SOI CMOS technology is an available mature technology, well modelled and 
largely deployed in ICs. For gas sensing applications, they present the following valuable 
advantages: 
• Advanced FD-SOI FETs are ultra-low power consumption transducers. 
• Thanks to their amplification capability when biased in sub-threshold regime, FD-SOI 
FETs are ultra-sensitive charge detector if operated as a DG-FET-based gas sensor (as 
seen in Chapters 3 and 4). 
• Thanks to their enhanced sensitivity, the sensing temperature and the sensing layer 
surface can be considerably reduced yielding a considerable reduction in the sensor 
power consumption  
• In term of integration density, advanced FD-SOI technology allows very high integration 
density. 
• FD-SOI FETs allow integration of gas sensors with CMOS circuits, which results into 
adding innovative sensing applications to CMOS chips. 
All of these benefits, make the DG-FET-based gas sensors a strong candidate for future gas 
sensing applications in terms of sensitivity and power consumption. Ultra-low power DG-FETs 
sensors, integrated with CMOS circuits is with very high interest for mobile or autonomous 
electronic systems. This kind of systems, powered by batteries and potentially energy 
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harvesting, have drastic power consumption requirements. The DG-FET-based gas sensors may 
find application in wireless or mobile integrated sensor systems, portable consumer electronic 
devices, ambient intelligence devices and more. For instance, smartphones already incorporate 
cameras, microphones, accelerometers, gyroscopes, etc. Gas sensors may be the next step in 
functionalities diversifying. 
The high integration density of FD-SOI technology may find application in on chip e-nose 
systems. Integration of sensors matrix with CMOS logic circuits in the same chip is possible 
with the FD-SOI FET technology. This may also be relevant to the field of bio-mimic. The On 
chip e-nose systems are the premise of the artificial olfaction. FD-SOI FET gas sensors may 




APPENDIX A Simulated FD-SOI MOSFET 
model 
The implemented current model is an analytical compact charge-based valid for lightly doped 
short channel transistors. The model is functional in all regions of operation with back gate 
control and takes into consideration the effects of drain induced barrier lowering (DIBL), 
channel length modulation (CLM), saturation velocity, mobility degradation, quantum 
confinement, velocity overshoot (VO) and self-heating (SH) effects. The detailed model can be 
found in [79]. In the following, the model is described. 
A.1 UTBB FD-SOI MOSFET model 
For an UTBB FD-SOI MOSFET with lightly doped channel and large width, the 2D potential 
distribution nop, rs along the channel can be expressed as follows [78]: 
 nop, rs = = + 1	 $ÆÇo\s − 1 Èo
1 + 
 − =s É	ÆÊËÇo\s − 	ÆPËÇo\sÌ+ o
1 − =s É 	$ÆPËÇo\s − 	 ËÇo\sÌÍ 
(.A.1) 
where 
1 is the built in potential across source/drain-channel junctions, 
 is the drain voltage, p and r are Si channel coordinates according to the coordinates system and geometrical 
definitions presented in Fig. A.1, D is the channel length and ops is the natural length at any 
position p along the channel. 
The parameter = has the dimension of an electric potential and is expressed as: 
 = = ©ops 
Î + Ïops 
1Î  (A.2) 
where ©ops
 
and Ïops are p-dependent parameters expressed as follows: 
 ©ops = t  d8\1 + t8\ od − ps t ¦d8\ + d8\1§ + t8\ d (A.3.a) 
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 Ïops = t d8\1 + t8\ p t  ¦d8\ + d8\1§ + t8\ d (A.3.b) 
where d8\ and d8\1 are respectively the front gate 
oxide thickness and the back gate oxide thickness, t  and t8\ are respectively the dielectric 
permittivity of silicon and the dielectric permittivity of the oxide, and  d is the Si body 
thickness. 
Î  is the gate voltage reduced by the flat band voltage 
1 where the index i denotes either 
front or back gate. 
Î  and 











1 are respectively the front gate potential and the back gate potential. 
 
Figure A.1 Cross section schematic representation of simulated UTBB FD-SOI 
MOSFET structure. 
The natural length is a function of the position p along the Si body thickness and is given by 
[78]: 




= Ñt  d8\ d2t8\  É 2 t  d8\1 + t8\ d t  ¦d8\ + d8\1§ + t8\ d É1 + t8\t d8\ pÌ − t8\t  d8\ d p$Ì 
(A.5) 
The effective conductive path position p is back gate bias-dependent and obtained from the 
empirical relations [79]: 
 pd = Ò = 	ÓÔ(Õ          , 
1 ≤ 0  = + 0.04 
1  , 
1  0   (A.6) 
where = and × constants are model parameters. 
In UTBB FD-SOI MOSFETs, the threshold 
+* voltage is defined quantitatively as the front 
gate voltage needed to make the minimum carrier charge sheet density S at the effective 
conductive path reaches an adequate value +* to switch on the transistor.  
For devices with geometrical parameters within the ranges: D = 20 − 90 GH, d = 10 −20 GH, d8\ = 1 − 2 GH and d8\1 = 5 − 30 GH, +* as a function of 
 has been modelled 
as [78]: 
 +* = 7 × 102  É1 + 8 
  D + 4 d8\d8\1Ì (A.7) 
where  is the natural length of the front gate.  is obtained from Eq. A.5 for p = p. 
The front gate threshold voltage can be expressed in terms of 
1, 
1Î  and +* in a simple and 
explicit way as [78]:  




1 + =   U(`	 ÙG É+* ^G$ d Ì
− ×ÑÉ
1 −  U(`	  ÙG É+* ^G$ d ÌÌ É
1 + 
 −  U(`	 ÙG É+* ^G$ d ÌÌ
−  o2 
1 + 
 + Ï 
1Î ÉÚÛ.ℎ É DÌ − 1Ì 
(A.8) 
where G  is the intrinsic carrier concentration of the Si channel, U( is Boltzmann constant, ` is 
the temperature and =, × and  are parameters given by the following expressions: 
 = = 8	$ÆÇÜ sinh$ É D2Ì È1 + cosh É DÌÍ © É	 ÆÇÜ − 1Ì4á  (A.9.a) 
 × = 2	
$ÆÇÜ É	 ÆÇÜ + 1Ì
© É	 ÆÇÜ − 1Ì$  
(A.9.b) 
  =  8	
$ÆÇÜsinh$  D2© É	 ÆÇÜ − 1Ì4  
(A.9.c) 
© and Ï are defined as: 
 © = ©ops (A.10.a) 
 Ï =  Ïops (A.10.b) 
We recall that p is the distance of the effective conductive path from the front gate interface. 
Based on the drift-diffusion transport and integrated from source to drain, the drain current 
expression in terms of normalized charge at the source and drain is given by [79]: 
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  = E Y 8\   U(`	D + Y  ¡¢7v+  Èo − s +
12u  o$ − $sÍ (A.11) 
where, E is the channel width, D is the effective length due to the CLM effect, 8\ is the 
front gate oxide capacitance per unit area,  u is the front interface ideality factor, Y is the 
effective carrier mobility, and v+ is the saturation velocity.  and  are the normalized charge 
at the source and drain derived the  from inversion charge density S expressed by an 
interpolating function as a single expression valid in both strong and weak inversion as follows 
[79]: 
 S = u 8\ U(` lno1 + 	ÓÜPãäÜPåÜæåÜ  ¡¢7 s (A.12.a) 
 S =  S8\  U(`	  (A.12.b) 
where 
Ë is the quasi Fermi level potential in the channel and equals 0 at source and 
 at 
drain. 
The front gate potential  
 is obtained from the front gate charge  by the following 
equation [113]: 
  = E8\ ç ¦
 − 
1 − no0, rs§[rÆ  (A.13) 
The front interface ideality factor u is estimated from the following expression: 
 
G = 1©′ éêê
êêë1 − U ¦2 
1 − 2 = + 
§	
Æ$ÇÜì í	 Æ$ÇÜì − 1î
í	 Æ$ÇÜì + 1î ï¦
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1 − =§ í	 ÆÇÜì − 1î − 

¦
1 − =§ í	 ÆÇÜì − 1î + 
 	 ÆÇÜì  
(A.16) 
©Î , ÏÎ  and Î  are calculated from respectively Eq. A.10.a, Eq. A.10.b and Eq. A.5 by 
replacing the front gate oxide thickness d8\ and the silicon body thickness d by respectively 
the equivalent front gate oxide thickness d8\f  and the equivalent silicon body thickness df 
defined as a function of the effective path depth p as follows: 
 d8\f = d8\ + t8\t p (A.17.a) 
 df = d − t8\t p (A.17.b) 
where t8\ and t are oxide relative permittivity and silicon relative permittivity respectively. 
The effective carrier mobility, as a result of the degradation due to the vertical gate field, is 
expressed in terms of  as [79]: 
 Y = Y°1 + w2   U(`	   + w$o U(`	  s$ (A.18) 
where Y° is the low field mobility and w2 and w$ are mobility attenuation factors. The former is 
correlated to phonon scattering and Coulomb scattering, while the latter is correlated to the 
surface roughness scattering. To take into account the series resistance , in Eq. A.18 w2 has 
to be substituted by w2,÷øù expressed as [79]: 
 w2,÷øù = w2 + E D¤  Y°  8\ (A.19) 
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The effective length is given by: 
 D = D − ΔD (A.20) 
where ΔD is the channel length shortening in saturation regime due to the CLM effect, modelled 
as [79]: 
 ΔD =  ln È1 + o
 −  
+ + 0.05stanh o
 
+⁄ s3
x Í (A.21) 
where 
+ is the saturation drain voltage and 
x is a fitting parameter. 
+ is approximated 
as follows [79]: 
 
+ = ûÉv+  DY Ì$ + 2   U(`	  v+ DY − v+ DY +   U(`	u −   U(`	  
(A.22) 
Taking into account the velocity overshoot phenomenon in short channel transistor, the 
saturation velocity is modified a length-dependent factor as follows [79]: 
 v+,   y = v+  1 + 2 zD  (A.23) 
where z is the energy relaxation length given by: 
 z = 2 v+ {z (A.24) 
where {zis the energy relaxation time constant. 
The built in potential 
1 is given by [78]: 
 
1 =  U(`	 ÙGo ^  G$ s (A.25) 
where  ^  the doping concentration of the silicon channel and   is the doping concentration 
of the source/drain contacts. 
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The functional dependence of the silicon intrinsic carrier concentration G on temperature from 
275 to 375 K is modelled by the following polynomial expression [114]: 
 G  = 9.15 × 102  `300$ 	üPºýý7 þ (A.26) 
The SH effect is taken in account by estimation of the temperature rise given by: 
 ` − °` = +*
° (A.27) 
where +* is the thermal resistance given by [79]: 
 +* =  12 E Ñ d8\1U8\ U d (A.28) 
where  U is the thermal conductivity of silicon. Once ` is obtained, 
+* and Y have to be 
recalculated to refine the drain current calculation in Eq. A.11. 
The decrease of the effective carrier mobility due to the SH effect is approximated in terms of  ` and Y as [79]: 
 Y,   N  Y1 + - +*  
  `  (A.29) 
where - is the mobility temperature exponent. 
A.2 Simulated UTBB FD-SOI MOSFET characteristics 
For simulations, presented in section 3.5, we considered a device with characteristics of an n-
type FD-SOI MOSFET with back plane issued from 28 nm FD-SOI CMOS technology, 




11, = and ×, we considered values extracted from experimental data of the above 
mentioned FD-SOI technology [79]. From experimental data presented in [79], Y°, w2,÷øù and 
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1 as follows for values 
ranging in -3 to 3 V: 
 Y° = 0.131 
1$ + 0.0357 
1 + 94.167 (A.30.a) 
 w2,÷øù = 0.0154 
1$ − 0.0511 
1 + 0.42 (A.30.b) 
 w$ = −0.0432 
1 + 0.5371 (A.30.c) 
Hereon the model constant parameters can be found in table A.2. 
Table A.1 Simulated device characteristics. 
Model parameter Value Units 
 ^  1015 cm-3 
   1020 cm-3 
 d  7 nm 
d8\1 25 nm d8\ 1.55 nm 

1 -0.37 V 

11 -0.17 V 
= 0.2  
× 3.1  
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Table A.2 Simulated model constant parameters. 
Model constant parameter Value Units 
U( 1,38064852 10–23 J/K 
t  1,03416913 10-10 F/m 
t8\ 3,45313325 10–11 F/m 
 U  1,4 W/m K U8\ 63  
Y°  ≈ 93,5 cm2/(V s) 
v+  ≈ 2 107 cm/s 

x  0,5  
- 0,5  
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APPENDIX B Surface charge measurement 
technique 
The surface charge measurement is carried out with an electrometer with feedback amplifier 
configuration, in Coulombs mode. In the following,  
B.1 Measurement instrument 
An electrometer is capable of making charge measurements. The coulombmeter function allows 
to measure electrical charge that has been stored in a capacitor or that might be produced by 
some charge generating process such as net surface charge generated by molecules adsorption 
on a material surface. It has special input characteristics and high sensitivity that allow it to 
perform current, resistance and charge measurements far beyond the capabilities of a 
conventional DMM. Electrometer designed for low level measurements usually use circuits 
based amplifier configurations [30]. 
An electrometer with coulombmeter function uses a reference capacitor to which the charge to 
be measured is transferred. Electrometers may have either shunt or feedback amplifier 
configuration, as shown in Fig B.1.a and B.1.b. In the former, the reference capacitor  is used 
in a shunt mode; and in the latter, it provides the feedback around the operational amplifier. The 
output voltage of the amplifier gives a measure of the charge. In the shunt arrangement, output 
voltage is given by the following expression: 
 
8+9+ =  2 + $$   +  (B.1) 
where  is the source capacitance and  is the charge to be measured. Note that in the shunt 
configuration, the dependence of the measurement on , which needs to be known for accurate 
measurement. Increasing the reference capacitance to a point where it should dominate total 
capacitance comes with reducing the output voltage and the measurement becomes more 
difficult. The dependence of the shunt configuration on  is one of the main limitation of this 
mode. Indeed, any leakage current into the input of the operational amplifier through the 
reference capacitance will be integrated within the measurement. 
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For accurate charge measurement of low charge levels, feedback amplifier configuration is 
commonly used. In this mode, the input capacitance is equivalent to =. , where =  is open loop 
gain of the operational amplifier. In the feedback configuration, the output voltage is given by 
the following expression: 
 
8+9+ =   =.  + =.  (B.2) 
where  is the source capacitance and   is the charge to be measured. The gain =  of the 
amplifier is very large, a minimum of 104 to 105 and often 106 [30], making the coulombmeter 
input capacitance =.  very large compared to source capacitance . Thus the charge to be 
measured is completely transferred the input capacitance of the coulombmeter and the charge 
measurement is independent of source capacitance. 
 
Figure B.1 Circuit diagrams of both coulombmeter configurations. a) Shunt 
amplifier configuration. b) Feedback amplifier configuration. In both circuits,   
and   are respectively the reference capacitance and source capacitance, 
  is the 
potential associated to the charge to be measured. 
Surface charge measurements have been performed using a Keithley model 6514 electrometer. 
This model is a digital electrometer with amplifier feedback configuration. Fig. B.2 shows the 
block diagram of a typical digital electrometer. The coulombmeter function of the electrometer 
measures charge by integrating the input current. An integrating capacitor is placed in the 
feedback loop of the input stage. 
 Appendix B 
 
198
An electrometer preamplifier is used at the input to increase sensitivity and raise input resistance 
[30]. It is capable of charge measurement from 10 fC to 2.1 μC, with resolution and accuracy 
down to respectively 10 fC and 0.4%, with the lowest range (20 nC). Complete instrument 
specification can be found in [115].  
 
Figure B.2 Block diagram of a typical digital electrometer with feedback 
amplifier configuration (for ammeter and coulombmeter functions) [30]. 
Some considerations for making proper and accurate charge measurement have to be taken into 
account. First, the integrating amplifier has an input current bias, which is integrated along with 
the input signal. Over long measurement  period, integrated offset current will lead to a long-
term drift in the charge reading. Keithley 6514 has a typical input current bias of 4 fA for 
Coulombs function at 20 °C. This input offset translates into a charge offset of 4 fC per second 
at 20 °C [116]. This value must be subtracted from the final reading to obtain the correct value. 
Another consideration is to properly reset the integrating amplifier by enabling the “Zero check” 
feature. When the “Zero check” is enabled, the input amplifier is configured to shunt through a 
10 MΩ resistor, as shown in Fig. B.2. Charge stored in the reference capacitor is then dissipated 
and the charge reading is reset to zero. Therefore the sample is disconnected from the 
electrometer input before enabling the “zero check” feature, otherwise stored charge in the 
sample will dissipate through the “zero check” impedance (10 MΩ). Then the zero check feature 
is disabled before connecting the sample to electrometer input. Switching off the zero check 
feature produces a sudden change in charge reading known as “zero check hop”. To eliminate 
this reading offset, a charge reading has to be done just after disabling the zero check and 
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subtract this reading from all subsequent reading. The “relative” feature, if enabled immediately 
after disabling the zero check feature, nulls out the charge reading caused by hop in charge. 
The voltage burden is the voltage drop caused by adding of instrument input stage resistance to 
the test circuit load. The voltage burden of an amplifier feedback electrometer in Coulombs 
mode is generally lower than 100 μV [30]. If the source voltage is at least 10mV, the typical 
electrometer in Coulombs mode will integrate the current accurately. If the source voltage is 
much lower, the voltage burden may become a problem, and the input stage noise will be 
amplified so much that making accurate charge readings becomes problematic. 
In coulombmeter, the noise gain depends on the feedback impedance as well as the source 
impedance. The feedback impedance in a coulombmeter is the reference capacitor. The output 
noise as a function of the input noise is given by the following equation: 
 ½/d/d GÛ.	 = G/d GÛ.	 o1 +  s (B.3) 
B.2 Experimental set-up 
The gas mixture feeding system is composed of three analogue mass flow controllers (MFCs), 
different gas deliveries (ex. N2, O2, CO, H2, etc.), a MFCs interface (MKS model 247D) and 
appropriate pipes and fittings. The three MFCs are Tylan model FC260 with 3 different 
maximum flow rate capability of 10, 200 and 1000 sccm (square centimetre square per minute). 
The used MFC model has analogue command signal (MFC flow rate input signal) and output 
signal (MFC feedback signal) within the range 0–5 VDC for full scale, and a proportional-
integral-derivative (PID) regulator integrated within its electronics. The MFC interface provides 
the power supply (±15VDC), command signal (MFC flow input signal), and receives the output 
signal (MFC feedback signal) for each MFC. The MFCs interface unit is connected to MFCs by 
appropriate interface cables and connectors (DB15 type connectors). The interface unit can be 
operated manually via the front panel controls or through remote control (external control). In 
our experimental set-up, we used the remote control mode of the 247 unit. 
Communication to and from the 247 unit occurs through an external control interface connector 
(DB 25 connector). Remote control is accomplished by applying set-point signals and flow 
ON/OFF signals to the interface connector in the form of respectively analogue DC voltage and 
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TTL (transistor-transistor logic) logic signal. The desired flow rate is determined by the 
magnitude of the set point signal with +5 V corresponding to full scale flow rate. Returned MFC 
feedback signal is also transferred by the 247 unit via the external control interface connector. 
A computer with a LabView program and National Instrument (NI) multifunction data 
acquisition (DAQ) hardware are used for gas feeding system control and data acquisition. The 
NI model USB-6009 hardware is used to generate the appropriate set-point signals (247 unit 
set-point input) and flow ON/OFF signals (247 unit flow ON/OFF input) and acquire the output 
flow signal. The NI hardware has analogue input and output lines with respectively 14-bits and 
12-bits resolution, and software or external triggering. It has digital input/output lines with TTL 
logic level compatibility. The NI model USB-6009, is connected to the computer via USB bus, 
which also provide the power supply. The USB-6009 is digitally triggered. Then, due to the 
USB bus speed, sampling period below 500 ms was problematic. For measurement acquisition 
and the electrometer control, GPIB (General Purpose Interface Bus) communication bus, SCPI 
(Standard Commands for Programmable Instruments) language and the LabView program were 
used. The LabView program ensures to properly configure the electrometer, generate adequate 
signals for MFCs control, acquisition and “real time” display of charge measurement signal and 
all the MFC feedback signals. 
The triboelectric effect should be taken into account. It can be seen as the static charge 
imbalance created between the conductor and the insulation jacket of due to friction caused by 
cable movement. A low noise-type triax cable (Keithley Model 7078-TRX triax cable) was used, 
which minimizes the unwanted triboelectric effects. Triax cable centre conductor, inner shell 
conductor and outer shield conductor are respectively high input, low input and chassis-ground 
of the electrometer input. 
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APPENDIX C Sensing material characterization 
by work function measurements 
The material sensitivity is given in term of work function variation induced by gas species 
adsorption. The work function is the energy difference between the vacuum level and the Fermi 
level [94] and can be seen as the least amount of energy needed to withdraw an electron from a 
material surface atom to the vacuum level’. Kelvin probe (KP) has been the preferred technique 
for the investigation of sensing material deployed in FET-based gas sensors by measuring the 
work function variation induced by target gas species adsorption. KP belongs to scanning probe 
microscopy techniques. 
C.1 Kelvin probe measurement principle 
The Fermi levels of two conducting materials (a metal or a semiconductor) in separated systems 
align at the vacuum level at energies corresponding to the respective work functions Φ2 and Φ$. 
This is illustrated in energy band diagram of two metallic materials show in Fig. C.1.a. If they 
are electrically connected, for example by an external conducting wire, electrons will flow from 
the material with the smallest work functions to the material with the larger work function till a 
thermal equilibrium is established as a single system (Fermi levels alignment), as illustrated in 
Fig. C.1.b for two conducting materials. This charge leads to the former and the latter to charge 
respectively positively and negatively. The two surfaces become equally and oppositely 
charged. The charge is built up at the surface or within the charge space zone whether the 
material is a metal or a semiconductor respectively. A surface potential difference gradient 
associated with an electric field is established between surfaces of both materials to compensate 
for work functions difference. This potential difference associated with the electric field is called 
contact potential difference (CPD) and equals the work function difference: 
 M6 = Φ2 − Φ$ (C.1) 
At equilibrium, the Fermi level in the material with the smaller work function is lowered by an 
amount equal the difference between the two work functions, as can be seen in Fig. C.1.b where 
the two materials are metallic. 
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If a sweeping counter voltage 
 is applied between both materials, as illustrated in Fig. C.1.c, 
and current flow is recorded, the zero charge flow point can be determined. The counter voltage 
corresponding to this state of zero charge flow point is exactly –CPD. 
In KP, one of the materials is the sample, and the other one is the probe tip, and a counter voltage 
is applied between them. The tip is vibrating in a close proximity to sample surface at a certain 
frequency. Generated oscillating current is monitored. Gradual sweeping of the counter voltage 
and finding zero AC current allows to determine CPD. Since small currents are difficult to 
detect, usually a current versus counter voltage curve is measured and the null current point is 
found through a curve fit. Since the CPD equals the work function difference, the tip has to be 
made of a material with very well-known absolute work function value so the work function of 
the sample can be deduced. Usually the tip is gold made. KP measurements are very reliable 
under vacuum conditions. 
 
Figure C.1 Energy band diagram of two metallic materials (a) in separated 
systems, (b) connected into one system, (c) with a voltage biasing 
. Φ$ and Φ$ 
denote work function of respectively material 1 and material 2,  and ST 
denote respectively Fermi and vacuum energy levels and CPD stands for contact 
potential difference. 
C.2 Sensing material work function change measurements 
For a first evaluation, work function measurements carried out by means of KP under controlled 
gas atmosphere have been widely used. Scharnagl et al. [24] applied KP to investigate work 
function change of a 100 nm-thick layer of Pt due to H2 adsorption. The work function change 
response (Kelvin probe signal) to exposure to 1% H2 in dry air or with 30% RH at 30 °C is 
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shown in Fig. C.2.a. Fig. C.2.b shows work function response recorded over time, to different 
H2 concentrations in dry air at 30 °C. 
 
Figure C.2 Kelvin probe signal of a 100 nm-thick layer of Pt for a) 1% H2 in 
dry air (left) and with 30% RH (right) at 30 °C; b) for 100, 300, 600 ppm H2 at 0% 
RH and 30 °C. Reproduced from [24]. 
Ostrick et al. [31] have used Kelvin probe method to investigate sensitivity and stability of TiN 
as a sensitive material for ammonia sensing in work function type sensors as well as the 
dependence of the sensitivity on RH. KP output signal versus NH3 concentration curves, for 
sputtered TiN, screen printed TiN and screen printed TiO2 layers are shown in Fig. C.3.a. Fig. 
C.3.b shows a comparison between the 3 different materials in term of RH impact on the 
sensitivity (as work function change per NH3 concentration decade). 
 
Figure C.3 a) Kelvin probe signal at varying concentration of ammonia for 
sputtered TiN, screen printed TiN and screen printed TiO2 at 23 °C and 40% RH. 
Si3N4 was used as a reference material since its work function is not altered by 
ammonia gas molecules. b) Sensitivity, as work function changes per NH3 
concentration decade, at RT, at different RH between 0% and 80%, for sputtered 
TiN, screen printed TiN and screen printed TiO2. Reproduced from [31]. 
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Using KP, Karthigeyan et al. [32] have investigated the sensitivity of 20 nm-thick Ir oxide layers 
to gases such as CO, SO2, NO2, Cl2 and H2 under dry and humid conditions at RT. Ir oxide has 
been found selectively sensitive to ammonia with negligible cross response to other investigated 
gages. Kelvin probe signal (CPD), in Fig. C.4.a shows no response of Ir oxide layer to exposure 
of 2000 ppm H2. Such a layer exhibits reversible response to NH3, as can be seen in Fig. C.4.b, 
due to work function change of the film. 
 
Figure C.4 CPD response of an Ir oxide layer to a) 2000 ppm H2 under dry and 
humid air at 30 °C. b) Varying NH3 concentration at 30 °C under dry and humid 
conditions. Reproduced from [32]. 
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APPENDIX D UV lithography layout of nanodamascene SETs 
 
Figure D.1 UV lithography mask layout with a die highlighted in blue. Dummies have been removed for clarity. Right: 
a close up of a die with the cells matrix highlighted in yellow. Top: a close up of a cell. Left: a close up of an alignment 
feature.
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